EVLA Weekly Meeting Notes

Meeting Date: 17Nov2004

Meeting Participants:

Penticton: Amy, Brent, Dave, Mark, Peter, Ralph, Rick, Sonja, Zhang, Zoran

Socorro: Bruce Jodrell Bank: Bryan

Schedule Discussion – Penticton:

Brent Carlson:

Please enter your time in Project Central

Zoran Ljusic:

Please enter your time in Project Central

Sonja Vrcic:

Is Memo 18 officially complete? If so, I need a copy to put on the web.

Sonia brought treats

→ Mostly yes, just fix up the overview.

Mark Halman:

Please enter your time in Project Central

General Discussion - Penticton:

| _ | _ | - | _ | |
|--------------|---|---|---|---|
| п | D | Λ | n | ۰ |
| \mathbf{u} | n | _ | v | • |

| | - onja proogni nodis. |
|----------------|--|
| Brent Carlson: | |
| Comments | Finished importing recirculation controller with Stratix II. Problem with post place and route simulation, Altera working on it. |
| | Working on Gbit Ethernet chip more. |

Dave Fort:

| Comments | The fibre optic receiver module is now back on the station board after last weeks meeting with Mike Revnell. The |
|----------|--|
| | only thing that would stop this from going ahead is thermal problems, however have a backup plan for that. |
| | Have a good estimate of stage I power. One watt less now, makes max power down to ~6.5W now. |
| | Price dropped on SX-35 to \$175 (for Q2 2006 in production quantity). |

Question (Peter)
Answer (Dave)
Question (Brent)
What is ETA on filter chip decision?
Pretty much decided to go with the Virtex IV now.
Have you done post place and route simulation yet?

• Done it for the pieces that have been sent off for power dissipation analysis, have not done it for the whole chip yet, but don't expect it will be a problem.

• Have done a place and route at speed of the whole design.

At the stage (within a few days) that a full post place and route simulation could be done.

Zoran Ljusic:

Response (Dave)

Work done on the SB Input chip to Convert it to Virtex IV. Struggle to fit into the package that Dave wants.

Got IBIS models for Virtex IV.

Zhang Heng:Comments

Working on baseline board schematic design. Creating Stratix II device to replace the GX parts.

Sonja Vrcic:

Comments

• Working on Memo 18. Added overview at the beginning which needs some rework. Added additional descriptions. Will send to Ken for his review to make sure it meets requirements.

Rick Smegal:

Comments

- Making fair progress on report.
- Still interested in helping Dave out, but cannot do it until the new year. Still have to make a statement of work for stuff with Dave, will have it done by 5:00 tomorrow.

Comment (Peter)

Ralph Webber:

Comments

- We worked out a bit of a schedule for when things should be done for the correlator chip.
- Completed rework design rules document.
- Making good progress on thermal test enclosure. Took measurements of linear airflow yesterday.

Helping ACSIS periodically

Mark Halman:

Comments

- Assembling last bits of thermal test rack. Re-enforcing it so the boards don't fall out.
- Discovered there's a lot of turbulence caused by the support rails.
- Plan is to put the rack in the screened room today and test it more.

Comment (Ralph)

Peter Dewdney: Comments • The rear of the rack is getting better cooling than the front.

- The correlator chip contract is officially out for bids. The bidding closes on November 29. Getting ready to evaluate the bids
- Yesterday discussed strategy of how to deal with potentially larger orders of circuit boards. Still a question of who will obtain parts.
- Agreed to look over Sonja's document to make sure the overview makes sense for the 'general public'.

• Send Bryan details on the video conferencing equipment so they can purchase compatible equipment.

Action

General Discussion – Socorro:

Tom Morgan:

Absent • Jury Duty.

Comments

Now reliably generating legitimate FITS files and in the process of making something to send to Brent for him to test.