Meeting Date:	23-Jul-03
Meeting Attendants:	
Penticton:	Brent, Frances, Zhang, Amy, Dave, Sonja, Zoran
Socorro:	Bruce, Tom, Ken
Jodrell Bank:	Bryan

Penticton

General 1	Notes:	
	Events	 Frances brought muffins. Next week is Zoran's turn to bring donuts (or some treat). Big media event last Monday. Positive response. Had meeting with PCB contractor to agree on methodology for communications.
	Comments	 There is no longer the possibility of the FIR chip and the correlator chip begin on the same dye. Will have sub-band multi-beaming capability.
Brent:		
	Events	Been away on vacation.
	Accomplishments	 Yesterday finished recirculation controller PAR in Altera EP1S10-5 at speed with 99% utilization of chip. This is a \$200,000 question on whether to use this chip or the next step up. Working on test bench for recirculation controller. Using correlator chip to test. Will get first results on how the recirculation works. Will take approximately 1 month to build the test bench & test.
		Written a preliminary draft for testing correlator chip. Explained why he wants to go straight to full custom device.
Amy:		
_	Comments	 Project management was put on hold for a while because of the media event last week. Just about finished reorganizing WBS Hope to get all info into database and start getting schedule info soon.

Dave F:		
	Events	On vacation recently.
	Accomplishments	Final delay block done. Stage 1,2,3,4 done. Done = functionally tested.
	Comments	Only tested up to 64 taps.
		 Overall pieces do what he thinks they do. Smaller bits may cause quirks.
		• Still working on Filter chip: few changes, some simplifications, things are starting to settle down. Still haven't done stage 1.
		 Going to start with tone extractor in FIR chip
		Looks like this will fit into 25,000 logic slice FPGA (w/o Zoran's device included).
	Action	Could do peer review of FIR chip at anytime.
Zoran:		-
	Accomplishments	 Mostly worked with delay module PCB - changes some design.
	New Projects	Worked with tools on constraints.
		 Talked with Lawrence (PCB contractor) about his, decided not to put in net constraints for this board.
	Deadline(s) Established	Hopefully will get files from Lawrence next week.
		Back to working on delay for filter chip.
Zhang:		
	Accomplishments	Done PC/104 M/C board schematic design.
	Event	Will have design review after this meeting.
	Comments	Then will pass on to PCB contractor.
		Almost done TIMECODE Generator schematic. Will get new TIMECODE generator RFS
		put on web.
Sonja:		
	Comments	Sent out memo 16 at end of June - haven't got much feedback yet (people on vacation).
		 Had meeting last Friday (w/ Tom, Ken, Bruce) and discussed this document.
		Back to working on VCI
		Getting in closer contact with Ken to further identify requirements on VCI.

Frances:	
Comments	 Working on correlator chip test analysis software - almost finished.
	 Working on creating an installation CD.
	 Going to develop some test cases and run them.

Socorro

Tom:		
Com	_	Busy testing and fixing a few things. Allowed himself a month to do backend tests. This means that they should be done by August 15, but probably will be done earlier.
Bruce:		
Com	9	document. (Essentially an RFS).
Ken:		
Com	nment	We talked with Sonja and said he'd look at how often we want to reconfigure the correlator: every 10 seconds (worst case).Guessing about 1 second to do the reconfiguration, seems reasonable spec.
Com	nment (from Sonja)	Also need to know, how far in advance we need to send out new configuration.

Jodrell Bank

Bryan:	
Events	 Have selected a provider for the fibre connections. It eats up a lot of the contingency
	money.

Comments

- Will use dark fibre.Going to get first connection early next year.