

TEST AND VERIFICATION PLAN

EVLA Baseline Board Prototypes

TVP Document: **A25081N0001**

Revision: DRAFT

Brent Carlson, March 17, 2005

*National Research Council Canada
Herzberg Institute of Astrophysics
Dominion Radio Astrophysical Observatory*

*P.O. Box 248, 717 White Lake Rd
Penticton, B.C., Canada
V2A 6K3*

Table of Contents

1	REVISION HISTORY	5
2	INTRODUCTION.....	6
3	OVERVIEW.....	7
4	FIRST PROTOTYPE TESTS.....	8
4.1	TEST SIGNAL GENERATION AND VERIFICATION.....	11
4.2	PROTOTYPE TEST BED REQUIREMENTS.....	12
4.3	FIRST PROTOTYPE TESTING ACTIVITIES.....	14
4.4	TESTING WITH STATION BOARD OUTPUTS.....	17
5	PROTOTYPE CORRELATOR BOARD TESTS	18
6	BASELINE BOARD GUI SCREENS.....	19
6.1	TOP-LEVEL BASELINE BOARD GUI.....	19
6.2	RECIRCULATION CONTROLLER GUI.....	21
6.3	CORRELATOR CHIP GUI.....	23
6.4	LTA CONTROLLER GUI.....	23
6.5	GBIT/SEC ETHERNET (GigE) GUI.....	27
6.6	RAW REGISTER DISPLAY GUIs.....	27
6.7	GENERAL BOARD-WIDE GUIs.....	32
7	LAB POWER SUPPLIES AND NETWORKING.....	35
7.1	POWER SUPPLIES.....	35
7.2	NETWORKING.....	36
8	REFERENCES.....	38

List of Figures

FIGURE 1 FIRST BASELINE BOARD PROTOTYPE TEST SETUP. POWER SUPPLIES AND TEST BED NOT SHOWN.	9
FIGURE 2 BASELINE BOARD TEST BED CONCEPT.	13
FIGURE 3 BASELINE BOARD TOP-LEVEL GUI.	20
FIGURE 4 RECIRCULATION CONTROLLER GUI.	22
FIGURE 5 CORRELATOR CHIP GUI.	24
FIGURE 6 LTA CONTROLLER GUI.	25
FIGURE 7 GIGABIT ETHERNET CHIP GUI.	26
FIGURE 8 RECIRCULATION CONTROLLER RAW GUI DISPLAY.	28
FIGURE 9 CORRELATOR CHIP RAW REGISTER GUI.	29
FIGURE 10 LTA CONTROLLER RAW REGISTER GUI.	30
FIGURE 11 GiGE CHIP RAW REGISTER GUI.	31
FIGURE 12 BB CONFIGS GUI SCREEN.	33
FIGURE 13 HM GBPS RECEIVER GUIs. INDIVIDUAL RECEIVER CHIP (TOP) AND ALL RECEIVERS ON BOARD.	34
FIGURE 14 STRAW-MAN CONCEPT FOR LAB –48 VDC SUPPLIES TO BOARD TEST BEDS.	35
FIGURE 15 EVLA CORRELATOR LAB PROTOTYPE NETWORK DIAGRAM.	37

List of Abbreviations and Acronyms

ASIC – Application Specific Integrated Circuit. Refers to the correlator chip here.

BE – BackEnd. Refers to computers that process correlator output data.

BGA – Ball Grid Array.

EMI – Electro-Magnetic Interference.

EVLA – Expanded Very Large Array.

e-MERLIN – MERLIN radio telescope upgrade in the UK.

FPGA – Field Programmable Gate Array.

GigE – Gbit/sec Ethernet.

GUI – Graphical User Interface.

HM Gbps – Refers to time-multiplexed 1.024 Gbps signals that are used for signal transport from Station Boards to Baseline Boards in the correlator.

JTAG – Used for connectivity testing of chips on a PCB.

LTA – Long-Term Accumulator.

PCB – Printed Circuit Board.

PCMC – PC/104+ mezzanine card. The PC/104+ module plugs into this, that then plugs into the motherboard.

PC/104+ – Small form-factor embedded PC with ISA and PCI bus interfaces.

R2 – Refers to “recirculation 2” in the RC. R2 supports recirculation on all 8 streams.

RC – Recirculation Controller.

TGB – Timecode Generator Board.

UDP/IP – User Datagram Protocol over Internet Protocol.

UUT – Unit Under Test.

VLA – Very Large Array radio telescope in New Mexico.

1 Revision History

Revision	Date	Changes/Notes	Author
DRAFT	March 17, 2005	Initial DRAFT release	B. Carlson

2 Introduction

This document defines the baseline test and verification plan for the EVLA correlator Baseline Board. This plan encompasses all testing requirements and activities for the board from initial prototypes up to, but not including, prototype on-the-sky testing at the VLA and e-MERLIN sites.

The functionality and performance of the Baseline Board is largely determined by the functionality and performance of FPGAs and correlator chips on the board, and these are defined in detail in associated RFS documents. Refer to the RFS documents for the Recirculation Controller [1], Correlator Chip [2], LTA Controller [3], and Gbit Ethernet chip [4] for further detailed information on the operation of the Baseline Board, in lieu of a Baseline Board RFS document that does not yet exist at the time of this writing.

This document describes in some detail software requirements for GUI (Graphical User Interface) screens that will provide essential facilities to expedite testing and provide feedback for design verification. If these are not available, some bare bones ability to read and write registers in a reasonably easy fashion is essential. However, it cannot be stressed enough the effect on testing that powerful user interface software will have on the speed with which tests can be performed, and the additional integrity that this software will add to the entire testing process. Indeed, this GUI software will likely exist and provide powerful testing and debug capability on through to full operations. As such, considerable effort is given to describing the functionality of these GUI screens in this document.

There are three important classes of testing that will need to be performed:

1. Verification that the Printed Circuit Board (PCB) is functioning as designed. This involves functionality/connectivity, timing and signal integrity verification, power/heat testing (including stress testing), and EMI testing mostly to ensure proper function.
2. Testing of the functionality and performance of FPGAs. Much testing of these designs has been performed in simulations, and board-level testing will be used to verify functionality and run tests that could not be run in simulations because of excessive simulation times.
3. Verification of the correlator chip ASIC prototypes. The Baseline Board will act as a test bed for testing the correlator chips, and this is the highest priority for testing.

An understanding of the context of Baseline Board testing defined by this document within the overall framework of the test plan for the entire project, as well as the test plan for the correlator chip ASIC is essential. Refer to [5] for a complete overview of test plan for the entire project and [6] for the test plan for the correlator chip ASIC.

3 Overview

This section presents a brief overview of the plan for testing and verifying the functionality and performance of the Baseline Board.

The main phases/steps in testing are envisioned to be as follows:

1. First prototype tests. This is testing of the first board built, and is a special build of the board to focus efforts on correlator chip ASIC testing. There will be several BGA sockets mounted in some correlator chip locations on the board and these will be used to allow easy testing of correlator chips (the first batch of prototype correlator chips are untested, and the yield is expected to be 60-70%). The rest of the correlator chip locations *may*—if footprint compatibility is possible—be populated with Altera Stratix-II FPGAs, to allow the board interconnects to be fully tested as well—although this is not the first priority. Nevertheless, when this testing is complete, there should be a high degree of confidence in the function of the board, the correlator chips, and the FPGAs and there should be minimum risk in the next stage of construction and test.
2. Prototype correlator board tests. Prototype chips are tested with the first prototype board and good chips are used to fully populate two additional Baseline Boards. To fully populate two boards requires a yield of about 64% (128 required good out of 200 prototype chips). These boards will be fully tested with Station Boards and are the boards that will be shipped to the VLA site, and the UK for on-the-sky tests. If a full complement of correlator chips is not available, some reduced bandwidth in the on-the-sky tests will be the result, but it will not otherwise hamper testing. Refer to [5] for more information on prototype correlator on-the-sky test configurations.

4 First Prototype Tests

The first Baseline Board prototype's primary function will be to act as a test bed for the correlator chip ASIC. Nevertheless, significant functionality of the board and its FPGAs will be necessary to properly test the ASIC. Additionally, if the ASIC turns out to be footprint compatible with an FPGA (the Altera Stratix-II EP2S15F672C3), then the board can be fully populated and all data paths tested. This is the secondary goal of the first prototype test.

The prototype ASICs that are delivered are untested and the expected yield is 60-70%. Thus, it is desirable to socket some locations on the board for ASIC test. Sockets should have little if no impact on the performance of the chip since all high-speed connections are point-to-point over short distances. All locations *could* have sockets, however the cost of this is excessive since sockets cost about \$260 each. It is believed that a sufficiently rigorous level of testing of the ASIC can be performed by only socketing some locations.

The test setup for the first prototype is shown in Figure 1. In this setup, the following items are of note:

- The board is populated with 16 BGA sockets (at \$260 each the cost is \$4100) for correlator chip prototypes as indicated in the figure (these are labeled with the "CCS" boxes in the figure).
- The rest of the correlator chip locations are populated with FPGAs—labeled with the "FP" boxes in the figure. If the FPGAs are not footprint compatible, then these locations are left blank. The basic daisy-chain operation of LTA Controller FPGAs (as far as readout communication and control is concerned) is not affected by missing chips in the correlator chip locations. The LTA Controllers are on the reverse side of the board and are not shown in the figure.
- One Timecode Generator Board, and 2 Fanout Boards are required to generate the signals to stimulate the board. The Timecode Generator Board has a 128 MHz local oscillator and an FPGA with enough outputs to fully stimulate 4 complete wafers with test signals. These go through 2 stages of Fanout Boards to generate the necessary 16 x 4-wafer outputs that can fully stimulate the Baseline Board.
- Qty=19, 1 m x 4-wafer cables, 8 common backplanes, and an 800 W –48 VDC power supply are needed for power and connection of high-speed signals.
- A test backend (BE) computer with Gbit/sec Ethernet, a host computer running Linux with the GUI test software (or the GUI software could be run on another machine, remotely), and a 10/100 Mbps switch are needed to complete the test setup.




Figure 1 First Baseline Board prototype test setup. Power supplies and test bed not shown.

- The Gbit Ethernet output of the Baseline Board is untested and if the BE computer cannot detect frames from the chip, it will be necessary to lease or buy a Gbit Ethernet protocol analyzer to check the output and diagnose problems. It is not possible to look at raw correlator output data frames without a BE computer, since it will be necessary to use the “speed dump” mode of the LTA to access these raw frames.
- Additional test equipment and test techniques that will likely be utilized include the following:
 - High-speed digital storage oscilloscope with at least a 2 GHz input bandwidth and a single-shot sample rate of at least 4 Gs/s. The existing Tektronics DSA 602 lab scope and active FET probe meet these requirements (I believe so anyway). This scope and probe is capable of observing basic eye diagrams on the 1 Gbps signals into the board. Lower-bandwidth probes can be used for probing the 256 Mbps signals on the board.
 - The board is equipped with land pads on the PCB to accept the Agilent “soft-touch” connectorless probes at the output of Recirculation Controllers (“RC” boxes in the figure), and these can be used with our recently purchased Agilent 16900A logic analyzer to look at critical signals traveling to the correlator chips.
 - There is no such land pad between correlator chips or to the LTA FPGA, and so it is likely prudent, if possible, to acquire one signal breakout socket for the correlator chip so that signals can be probed directly since many correlator chip BGA pads go to blind vias and cannot, in any way, be accessed directly.
 - The RC and LTA FPGAs contain 4 test points each, and these can be connected to internal nodes. However, relative timing of these signals are subject to the vagaries of FPGA routing and can only be used for basic signal sanity checks if necessary.
 - The FPGAs have the ability to instantiate internal logic analysis probe points that are accessed externally via the JTAG interface. This ability is not built into the existing designs, however, it can be added if it is found to be necessary since all chips will be connected to JTAG.

4.1 Test Signal Generation and Verification

To properly test the correlator chip, the following signal generation and testing is envisioned:

- Load the Timecode Generator Board (TGB) FPGA with a design that stimulates all of the signals on one 4x4-wafer cable. This design contains repetitive deterministic signals for making the Recirculation Controller generate repetitive deterministic signals to the correlator chip.
- Feed the TGB output to all of the inputs of the Baseline Board as shown in Figure 1.
- The repetitive signals are on a timescale such that it is possible to perform a direct comparison of frames produced by the actual correlator chip (via “speed dump” frames routed to the backend computer) with frames produced by an RTL simulation of the TGB FPGA, the Recirculation Controller, and the correlator chip.
- The generated repetitive signals do not have to contain data to produce fringes. Verification of the correlator chip is the only requirement.
- The generated repetitive signals must have short time scales to make RTL simulation feasible. The suggest time between Timecode ticks is 10 usec for this reason.
- The signals generated for this purpose, and for the Gbit/sec end-to-end test can be identical. Thus, only one TGB FPGA test design is required for this purpose.

As a matter of course, the major functions and data paths on the Baseline Board will be tested by testing the correlator chip as described above. If the correlator chip locations containing FPGAs are populated, then it will be possible to test all signal paths on the board. If not, some signal paths will be untested although these signal paths are, in principle, identical to paths that will undergo tests and so there should be a high confidence factor established.

4.2 Prototype Test Bed Requirements

The requirements for the prototype test bed are as follows:

- Slots for the components and Baseline Board under test as shown in Figure 1. Insertion and ejection capability for all boards.
- Easy access to the front and back side of the Baseline Board for probe testing, especially with the logic analyzer and with an oscilloscope on the connector pins.
- It may be necessary, and it is acceptable, if the Baseline Board and the other plug-in boards (TGB, Fanout Board) are in separate test beds. This may make access to the Baseline Board easier.
- Adequate fan cooling for the Baseline Board, even with no heat-spreader installed.
- At least a 1 kW, -48 VDC power supply. This will likely be fed from a breaker panel that sources from a lab power supply with 100 A total capacity. It is essential that power to *each* large board under test uses a separate (~15 A) breaker.

A simplified diagram of the Baseline Board test bed, with the Baseline Board UUT (Unit Under Test) is shown in Figure 2. It is likely that a sub-rack used for the rack thermal tests can be modified and used for this purpose. In this diagram, there is enough room for the Fanout Boards and TGB, although they should likely be mounted in a separate, similarly constructed 6U test bed to allow for complete access to the UUT.

Refer to section 7 for more information on lab power supply and networking requirements.




Figure 2 Baseline Board test bed concept.

4.3 First Prototype Testing Activities

The following testing activities are envisioned to occur in the tests of the first prototype Baseline Board (UUT), roughly in chronological order:

- The first prototype Baseline Board should be populated with EP2S30F672C3 FPGAs for RCs, and all 256k x 18 DPSRAMs for the RCs to test all data paths on the board. The 2S30 device is required for R2 (recirculation-2) capability, and is footprint compatible with the 2S15 device that will likely be the device used in production unless the cost of the 2S30 and DPSRAMs drops.
- Inspect the board and ensure that all devices are installed with the proper polarity. Do not install any correlator chips in sockets at this time. Perform a continuity test across the 48 VDC power lines and low-voltage power lines to ensure there are no short circuit conditions. If FPGAs are installed in places where there are no correlator chip sockets, ensure that the Accel regulator chips are programmed to supply the correct voltage to the FPGAs (1.2 V). This is possible to do on a serial command line via the LTA FPGA, although there is no support for doing it at this time. Ensure that the FPGAs are not supplied with core voltages exceeding their specifications!
- Install the PCMC and PC/104+ boards and power-up the board. The only cable connections at this point are the power supply lines and a network connection to the PC/104+ board. Check power supply voltages to the chips...this should be a matter of observing the power-ok LEDs on the board, that are driven by window comparators. Check for any overheating components. This is the “smoke test”.
- Work with software engineers to get the PC/104+ board booting, c/w a shell, and talking to the PCMC. rlogin access to the PC/104+ board can be via any computer on the network. Refer to section 7.2 for the preferred setup whereby there is a laptop computer in the lab that can be used to access the PC/104+ board via the network.
- Connect the Timecode Generator Board and Fanout Boards to the UUT as shown in Figure 1. Power-up and boot the Timecode Generator Board, load the FPGA with the test program to generate signal stimulus as described in section 4.1. This should be easy to do, since this is the same FPGA program and basic setup as the Gbit/sec end-to-end test. If necessary, verify that the signals are being generated by looping back into the TGB.
- Download the bitstreams for the Recirculation Controller (RC) FPGAs on the UUT. Ensure the RCs are programmed...this should be a matter of checking status information in the PCMC. Ensure that each of the 16 RCs can synchronize and lock to the input signals—this is a simple process whereby receiver locking is turned on, and status registers are checked for lock indication. Refer to the Recirculation Controller RFS, and the GUI screen in section 6.2.

- It should be possible for the Gbit Ethernet (GigE) FPGA to talk to the LTA Controller FPGAs without installation of the correlator chips, and it should be possible to send frames from the LTA Controller to the backend via the direct memory access feature of the LTA (see the LTA GUI of section 6.4). Thus, download the bitstream for the LTA FPGA and the GigE FPGA, write a frame into each LTA RAM, and try to transfer this frame to the backend (BE).
- If there are problems transferring frames to the BE, the problem can be in one of several locations, and it should be possible to nail down the problem by reading the LTA and GigE status registers via their GUIs. If there are no problems on the board, then it is possible that the Ethernet frame format is incorrect, and if the BE's GigE card gives no indication as to cause of no frames, it will be necessary to lease or purchase a GigE tester to diagnose the problem. There is no testing of the GigE FPGA Ethernet frame format yet, and so it is entirely possible that there errors that need to be corrected.
- Once it is possible to send frames from the LTA to the BE, and the RCs all lock on their inputs, it is time to test the first correlator chip.
- Install the first correlator chip in the socket in location X0, Y0. Double-check its polarity. Power up and boot the board including downloading bitstreams into all of the FPGAs. Check for overheating. Turn-on test signal generation in the TGB test FPGA. Ensure the RCs are locked and generating normal data to the correlator chip row and columns.
- Use the LTA in location X0, Y0 GUI to power-up the correlator chip. Check for power good status from the Accel chip via the LTA. Remove the "PLL Reset" and then the "Reset" lines to the correlator chip.
- Use the correlator chip GUI to check status. It should be possible to talk to the chip, and it should not be reporting errors. With the correlator chip, LTA and GigE so enabled, the correlator chip should be producing frames to go to the BE, where raw frames can be captured and compared directly with the frames produced by the RTL sim. Configure the correlator chip in a number of different lag chaining configurations and test output for compliance with the RTL sim. Use the test cases developed for correlator chip validation as a guide for the kinds of tests to be run.
- As the prototype correlator chips have only a 60-70% expected yield, it is entirely possible that the first chip is defective without it being a design problem. If necessary, swap out the correlator chip with different ones until a chip is found that at least produces frames. Continue testing.
- Using the appropriate GUIs, set the RCs and correlator chip for test vector mode. Note that this mode still requires detection and locking of the signal from the TGB test FPGA. Ensure that the correlator chip is detecting no errors from the RCs. This is an indication that the data path to the correlator chip is functioning

properly. Use the RC's GUI to force bitstream errors on every input to see if the correlator chip detects the error.

- Install correlator chips in the remaining sockets and test accordingly. Swap out chips if necessary to eliminate bad ones. Ensure that known good chips are marked as such.
- Run the correlator chips at elevated temperature (need recommendations from the chip manufacturer for this, could be 100 °C max chip temperature) and let the chip run in normal mode producing frames to the BE. If possible, also temperature-shock the chip to see if there are any hiccups in its operation (likely using heat-gun/cold-spray, but a recommendation from the chip manufacturer on how extreme this could be needs to be followed).
- It may be necessary to modify, or allow the modification of how often the correlator chip produces a frame (by controlling how often DUMPTRIGs are produced in the program in the TGB test FPGA) so that overrun conditions are not produced. This can be done by interleaving the occasional speed-dump frame with a bunch of “dump/clear” frames to throttle the frame rate from the correlator chip. It is desirable to capture frames into the BE from the correlator chip over a long period of time so that comparison of a large number of frames with frames produced by the RTL sim is possible to try to find intermittent problems. This will require some auxiliary software to perform an exhaustive comparison of frames captured by the BE.
- Once the correlator chip produces error-free frames and expected status reads for 100 hours at elevated temperature with a few low-temperature shocks thrown in, then 1st prototype testing is complete and there is a high probability that the correlator chip and the Baseline Board itself is functioning properly.
- Use the sockets on this first prototype to qualify all of the correlator chips for fabrication of the 2nd two prototype boards required for on-the-sky testing. Each chip should run at elevated temperature for at least 24 hours, with no failures, to be fully qualified. This, followed by fabrication of the next 2 fully populated boards, should be done soon after the 100 hour test is complete. These new boards should have the RCs and DPSRAMs populated identically to the first board.

At this point, the majority of the Baseline Board (all of it if FPGAs are installed where there are no correlator chip sockets) has been tested. It is now necessary to connect the board to the Station Board output to see if the locking to the Station Board's output signal is possible, and to see if fringes can be detected for simulated astronomical test vector signals. This testing is described in the next sub-section. The signal-generation setup as shown in Figure 1 should not be permanently dismantled, as that signal-generation setup will still be used for testing the next 2 boards that are fabricated.

4.4 Testing with Station Board Outputs

Once first prototype testing, as described in the previous section, is complete, it is time to connect the first Baseline Board under test to the Station Board. While this test is underway, two more Baseline Boards, fully populated with tested correlator chips are fabricated.

The following testing activities are envisioned for this stage of testing:

- Connect the Baseline Board UUT to Station Board outputs using Fanout Boards in a manner similar to that shown in Figure 1 to stimulate all inputs.
- Power-up, boot, and configure FPGAs and try to lock to the signal from the Station Boards.
- The Station Board should be producing test vectors, TIMECODE, PHASEMOD, and PHASERR for simulated astronomical signals so that fringes can be obtained. Basic DUMPTRIG ability should be in place to dump correlator chip frames, accumulate in the LTA, and output to the BE.
- Put the correlator chip in a number of different configuration modes and check the output with BE software by comparing with simulations of the same test vectors using the C simulator. The test vector generator must be upgraded to insert delay into the signal as well as frequency shift. The correlator C simulator will need significant upgrade to encompass the critical signal processing functions of delay tracking, digital filtering, sub-sample delay tracking, and correlation. This upgrade is required to test to ensure that the test vector generator is functioning properly and these results can be used for statistical comparison with the BE.
- Set the RC for “static recirculation” mode, whereby the recirculation memory is used to introduce a delay offset in the data path. This exercises the recirculation functions and memory on the RC FPGA, and once working, will engender a high degree of confidence that recirculation will work. This requires only standard, simple DUMPTRIG generation capability.
- Acquire a quantity of long (10 m) Meritec, equalized high-speed data cables and put these, along with short cables, in the data path from the Station Board to the Fanout Board. This will test a variety of cable configurations, as well as the synchronization FIFO buffer range on the correlator chip.

This testing is complete once fringes are detected in a number of different correlator chip configurations, these are compared with C simulator results, and the HM Gbps receivers lock and stay locked with no errors for extended time periods. Use the facilities of the FPGA and correlator chip GUIs described in section 6 and the RFS documents for long-term error monitoring.

5 Prototype Correlator Board Tests

This stage involves bench testing of the 2 fully populated Baseline Boards that will eventually be used for one-the-sky testing at the VLA and e-MERLIN sites. Once testing is complete at this stage, boards are ready for integration and testing in the prototype correlator crates in preparation for on-the-sky testing. Each board is tested individually, and the following testing activities are envisioned:

- Test boards and chips for correct operation with the test setup of Figure 1, and follow similar procedures and perform similar tests as described in the previous section.
- Run at elevated temperature (100 °C max chip temperature) for 100 hours, under different configurations and ensure that the results are correct by comparing with RTL sim results.
- Connect to the Station Board outputs and run similar tests to that described in the previous section, and compare results with previous tests and the C simulator output.
- It is important to run the correlator chip(s) in all of the possible modes that it will see in its lifetime since this is the final qualification test for the correlator chips. Refer to [8] for an exhaustive list of tests that should be performed. On-the-sky testing is believed not to be necessary for correlator chip prototype qualification, and so exhaustive testing at this stage is essential.

6 Baseline Board GUI Screens

This section contains straw-man designs for GUI screens for the Baseline Board. These GUIs, and the software functionality behind them will facilitate powerful and flexible testing of the board, FPGAs, and the correlator chip. It is likely that these GUI screens will continue to find extensive use beyond this stage of testing and will live on into normal operations.

6.1 Top-level Baseline Board GUI

This GUI is shown in Figure 3. The functionality of the GUI is more-or-less straightforward, however, the following descriptive notes on its operation may be of use.

- One or two default configurations of all chips should be made available via the “Config...” button.
- The user can double-click on any chip to see its current status and configuration (screens for these are in following figures). Configurations can be changed, applied to other chips, and then stored. This allows any number of configurations to be built and stored for future recall and use.
- More general software capabilities such as “Error and Status Reporting...” are used to set levels of reporting that will likely have system defaults. This functionality is not explicitly described here.
- If a chip on the board is operating normally and not reporting errors or warnings, its colour is green. If a chip is reporting warnings, it is yellow. If it is reporting/detecting errors, it is red. There may need to be a global “clear alarm status” button (not shown) so that software status indicators catch even short term events. These conditions can propagate to higher levels of the system.
- This GUI does not represent the top-level hierarchy for the system. It is likely that eventually GUI capability on top of this will be built so that the user could see/access any board down to any chip in the system in a hierarchical fashion.




Figure 3 Baseline Board top-level GUI.

6.2 Recirculation Controller GUI

Some notable aspects of the Recirculation Controller FPGA GUI shown in Figure 4 are as follows:

- A graphical representation of data routing in the chip is provided in a manner that does not require software to change/re-draw lines when configuration changes occur. Settings can be changed by clicking on check boxes or entering settings in applicable boxes.
- “BB-0...7” refers to pins on the HM Gbps signaling cable according to [7]. Each of these refers to a 4-bit data stream that can contain 4-bit, or 7-bit samples.
- On the GUI screen there is mixture of configuration and status information. If any status indicator is reporting error conditions it is red, if warnings yellow, and if no problems green.
- In the lower-right of the screen, there is information on detection of control signals from the originating Station Boards. Some of this information requires software to accumulate status information read from chips.
- In the upper left corner is status information on the HM Gbps input. This too requires software accumulation of status read from hardware registers. This status information will be critical in prototype and on through system testing to allow evaluation of error statistics on the data link from the Station Boards to the Baseline Boards.
- In the bottom-middle of the screen is a box for recirculation operation and configuration. If the chip supports “R2” then another similar box will have to be built into the GUI.
- There is a direct read/write register capability to be used for low-level debugging.
- It may be desirable to show actively-correlated data paths in bold blue (not shown).
- There is a “SAFE MODE” that allows the chip status registers to be read, but no configuration changes to occur.
- All of the config and status information shown in the GUI accesses registers on the chip. Refer to the Recirculation Controller RFS document register description for more detailed information.
- If not in safe mode, the configuration can be changed and then applied to this, some, or all chips on the board by hitting the “Write Config” button. Once this happens, it is possible via the top-level board GUI to save this configuration to a file for future use.
- VIEW RAW REGISTERS button allows the view to change to raw register view (Figure 8).

Baseline Board: Rack 0 Crate 0 Slot 5 (S/N 2001): Recirc. Cntrlr FPGA X-0

HM Gbps Rx Accum: 2167 sec Clear accum

	CRC Er	Off Er	Wiggle?
BB-0	2	1	Yes
BB-1	5	1	Yes
BB-2	0	0	Yes
BB-3	0	0	Yes
BB-4	0	0	Yes
BB-5	0	0	Yes
BB-6	0	0	No
BB-7	0	0	No

	CRC Er	Off Er	Wiggle?
TC	0	0	Yes
PM	0	0	Yes
DT	0	0	Yes
PE0_1	0	0	Yes
PE2_3	0	0	Yes
PE4_5	0	0	Yes
PE6_7	0	0	No

☒ Enable HM Gbps DPA receivers
☐ Restart HM Gbps DPA receivers

D0-0 Bitstream 0 0/1

Test vectors Normal ☒ Bitstream Force Normal ☒

From Station Board Quad

BB	SID	SBID	7 bits?	BW
BB-0	132	0	13	32
BB-1	132	1	13	32
BB-2	132	2	13	32
BB-3	132	3	13	32
BB-4	132	4	13	32
BB-5	132	5	13	32
BB-6	n/c	n/c	n/c	128
BB-7	n/c	n/c	n/c	128

BBID 7 bits? BB Nibble

LSN: 0, 1, 4, 5, 2, 3, 6, 7

Recirc Stream: 0, 1, 2, 3

To Correlator Chips

BB	Chip
0	R-BB-0
1	R-BB-1
2	R-BB-4
3	R-BB-5
4	BB-2
5	BB-3
6	BB-6
7	BB-7

Apply config to other chips?

All	X-0	X-4	Y-0	Y-4
☐	☒	☐	☒	☐
☐	☒	☐	☒	☐
☐	☐	☐	☐	☐
☐	☐	☐	☐	☐

FPGA Version: 2

SAFE MODE ON

VIEW RAW REGISTERS

Direct register access:
 Reg: MCSR Value: 0x23

Recirculation

☒ Recirculation active?

Phase ☒ Serial ☐ Parallel

Out Sample Rate: 256

X/Y Station? X

Factor: 4

Blocksize: 128

StartBlock: 0

EndBlock: 3

TotalBlocks: 4

TIMECODE
UT Time: 2007.213.11:23:25.30

PHASEMOD
Frame counts:

BB-0	190
BB-1	190
BB-2	190
BB-3	190
BB-4	190
BB-5	190
BB-6	190
BB-7	190

DUMPTRIG
Trigger ID errors: 12

Sync test frames: 216

Dump counts:

R-BB-0	1123
R-BB-1	1123
R-BB-4	1123
R-BB-5	1123
BB-2	2500
BB-3	2500
BB-6	2500
BB-7	2500

Figure 4 Recirculation Controller GUI

6.3 Correlator Chip GUI

Some notable aspects of the Correlator Chip GUI shown in Figure 5 are as follows:

- The graphics are arranged so that the X and Y inputs are on the same sides of the diagram as in the board-level GUI of Figure 3.
- Active data paths, including chaining of lag sections and active inputs, are shown in highlighted bold blue.
- Same status colour coding as the other GUIs (red—error; yellow—warning; green—ok).
- Data routing switches can be changed by clicking on appropriate boxes (these are not shown as check boxes, but could be check boxes).
- As with the RC GUI, there is a SAFE MODE, VIEW RAW REGISTERS, and direct register R/W access.

6.4 LTA Controller GUI

The LTA Controller GUI shown in Figure 6 contains some notable features:

- There are no graphics to show data paths in the chip. While this is possible it likely does not provide any useful information.
- The “CCC frame control/status” box in the upper-left corner provides configuration and status information for each CCC of the correlator chip the LTA is connected to. Software accumulation and colour-coded boxes are applicable here.
- The “LTA statistics for specified corr chip CCC” provides detailed frame status information for one selected CCC in the correlator chip. Software accumulation is necessary for desired functionality. It is also possible to provide information at this level of detail for all CCCs, on a software time-multiplex basis, but there may not be much need for such, given the box immediately above it.
- The “General register control/status” box covers miscellaneous control and status information provided by the chip, including power-up and reset control of the correlator chip.
- The “Direct LTA RAM Access” box allows direct read/write access to the LTA RAM. This can be used for correlator chip frame capture, or to test the LTA-to-BE (backend) data path without a correlator chip.
- SAFE MODE, VIEW RAW REGISTERS, and direct register access are as described for other GUIs.




Figure 5 Correlator Chip GUI.

Baseline Board: Rack 0 Crate 0 Slot 5 (S/N 2001): LTA FPGA X-0, Y-5

CCC frame control/status:

CCC	Recirc EN	Frames blocked	Nlags out	LTA full	Short/long frame detect	Chksum error	Recirc block error	Frame sync error
0	1	0	128	1	0	0	9	0
1	1	0	128	1	0	0	2	0
2	1	0	128	1	0	0	3	0
3	1	0	128	1	0	0	7	0
4	0	0	64	0	0	0	0	0
5	0	0	64	0	0	0	0	0
6	0	0	64	0	0	0	0	0
7	0	0	64	0	0	0	0	0
8	0	0	128	0	0	0	0	0
9	0	0	128	0	0	0	0	0
10	0	0	128	0	0	0	0	0
11	0	0	128	0	0	0	0	0
12	0	0	128	0	0	0	0	0
13	0	0	128	0	0	0	0	0
14	0	0	128	0	0	0	0	0
15	0	0	128	0	0	0	0	0

General register control/status:

☐ Test mode RAMsize: 256 Mbit: 2000 bins

☐ Burst mode

Burst select: ☐ LTA ☐ Corr chip ☒ Auto

☒ IPv4 Frame reject error control:

☐ IPv6 ☒ Max integrity

☐ Allow some corr chip status errors

MCSR

☒ Power up Power good? Yes

☐ Reset ☐ PLL Reset

Correlator Chip Power and Reset Control

☒ Power up Power good? Yes

☐ Reset ☐ PLL Reset

Recirculation

Start Block Y: 15

NumBlocks: 1

TotalBlocks: 15

Destination IP: 192.139.201.233

Board ID: 2001h

Chip ID: Row 5 Column 0

LTA Fullness:

Bank	Fullness
0	213
1	23

MSR

Serial CMDs from GigE chip detected: 23019

Serial CMD errs from GigE chip detected: 5

RAM Init status: OK

☒ Clear LTA RAM after frame done

FPGA Version: 3

LTA statistics for specified corr chip CCC:

CCC select: CCC-13

Corr chip-to-LTA frames: 1210

Corr chip-to-LTA frames REJECTed: 5

LTA RAM accum. frames: 1205

LTA output frames: 23019

Speed frames: 0

Speed frames dropped: 0

Frames w/ OV OVR: 0

Frames w/ syncerrs: 0

Direct register access:

Reg: MCSR Value: 0x23

Apply config to other chips?

☒ All ☐ Specify: Column Row

From: 0 1

To: 3 5

Direct LTA RAM Access:

☒ Capture any bin File: C:/test...

☐ Capture specific bin Bank Bin CCC File:

0 783 3 C:/test...

☐ Capture all bins File: C:/test...

☐ Write bin Bank Bin CCC File:

1 23 3 C:/test...

☐ Set semaphore

☐ Capture semaphore table File: C:/test...

Figure 6 LTA Controller GUI.

Baseline Board: Rack 0 Crate 0 Slot 5 (S/N 2001): Gbit Ethernet FPGA

Statistics for specified LTA: ☒ Enable stats

☒ All ☐ LTA select: Col: 0 Row: 5

S/W timeslice: 2 secs ☒ Save to file: /usr/local/...

LTA frame "Chip ID": Col: 0 Row: 5

Destination IP from LTA frame: 129.23.151.54

LTA fullness: Bk 0: 213 Bk 1: 12

CLR all

LTA-to-Gige frame count: 150 CLEAR

Gige output frame count: 148 CLEAR

Frames dropped (IP confl): 2 CLEAR

Frames dropped (fr error): 0 CLEAR

Ethernet and Internet Settings: ☒ IP v4 ☐ IP v6

IP addresses to transmit to: ☒ Enable IP address blocking

Enabled?	IP address:	Enabled?	IP address:
☒	129.23.151.54	☐	129.23.151.62
☒	129.23.151.55	☐	129.23.151.63
☒	129.23.151.56	☐	129.23.151.64
☒	129.23.151.57	☐	129.23.151.65
☒	129.23.151.58	☒	129.23.151.66
☒	129.23.151.59	☒	129.23.151.67
☒	129.23.151.60	☒	129.23.151.68
☐	129.23.151.61	☒	129.23.151.69

Frames dropped due to IP conflict?: 115 CLEAR

Frames transferred on GigE?: 2014 CLEAR

GigE fiber connections:

☒ 1 x 1 G ☐ 4 x 1 G

☐ 2 x 1 G ☐ 1 x 10 G

LTA frame acquisition SCHEDULING:

☒ Manual (CMIB controlled)

☐ Automatic round-robin

☐ Blocking

☐ Row-by-row ☐ Column-by-column

Timeslice: 10 msec

☒ Data flow from LTA enabled

Frames transferred from LTA: 10 CLEAR

Frames dropped (Rx error): 2 CLEAR

Current LTA:

Col: 0 Row: 5 Bank: 1

Ethernet Frame Control:

Dest. MAC: 10-23-45-67-89-AB

Source MAC: 00-53-DE-01-55-02

Inter-frame delay: 10 usec

Type/Length:

☒ 0x0800-IP v4 ☐ 0x8137-IPx

☐ 0x0806-ARP ☐ 0x86dd-IPv6

Inter-frame gap fill:

☒ zeros ☐ preamble

IP Frame Control:

Type of Service: 83

Source IP: 129.23.150.69

UDP source port: 150.69

UDP dest port: 130.69

Direct register access:

Reg: MCSR Value: 0x23

READ WRITE

VIEW RAW REGISTERS

SAFE MODE ON

OK Write Config Reset Cancel

Figure 7 Gigabit Ethernet Chip GUI

6.5 Gbit/sec Ethernet (GigE) GUI

This GUI is used to provide frame reception, handling, and transmission statistics for the GigE chip, as well as Ethernet/IP/UDP control and status information. Some points to note on the GUI:

- The “LTA frame acquisition SCHEDULING” box allows the scheduling algorithm whereby the GigE chip visits each LTA looking for frames to transfer to the Backend (BE). If there is no manual mode built into software initially, then manual mode can be controlled by the GUI, or just not allowed at all. This box also provides some status information.
- The “Statistics for specified LTA” box allows the acquisition of frame statistics from a selected LTA to be acquired. There is also a software time-multiplexing feature that requires software support to implement.
- The “Ethernet and Internet Settings” box allows various fields in the Ethernet, IP, and UDP frames and headers to be set. It also allows configuration and monitoring of IP address blocking that is in place to minimize frame collision and dropped frames in external switches.
- SAFE MODE, VIEW RAW REGISTERS, and direct register access are also features of this GUI.

6.6 RAW REGISTER Display GUIs

It is often useful during debugging to be able to see raw displays of chip status and configuration information, and thus each chip has a raw GUI display as well. Figure 8 through Figure 11 are examples of these displays. The format of each is different since the output was taken from test bench data from chip testing—a consistent format should be developed for these displays. There is no direct register write capability in these GUIs, although this functionality might be useful.

Baseline Board: Rack 0 Crate 0 Slot 5 (S/N 2001): Recirc. Cntrlr FPGA X-0

MCSR: 10111110

TSTAMP: COUNTPPS: 5667 COUNTMS: 6 EPOCH: 0

CSSR: 11111100 (PLL=1 LS=1111 LE=1 SEL=00)
 LCSR: 11110010 (OffEr=1 CRCEr=1 WIG=1 LE=1 SEL=0010)

DRSR: 00000000

SSIDR0-A: DATA0 SID: 00110000 (48)
 SSIDR0-B: DATA0 BB/SBID: 00000100 (BBID=0 SBID= 4)

SSIDR1-A: DATA1 SID: 00110001 (49)
 SSIDR1-B: DATA1 BB/SBID: 00001010 (BBID=0 SBID=10)

SSIDR2-A: DATA2 SID: 00110010 (50)
 SSIDR2-B: DATA2 BB/SBID: 00010111 (BBID=0 SBID=23)

SSIDR3-A: DATA3 SID: 00110011 (51)
 SSIDR3-B: DATA3 BB/SBID: 00011101 (BBID=0 SBID=29)

SSIDR4-A: DATA4 SID: 00110100 (52)
 SSIDR4-B: DATA4 BB/SBID: 00100101 (BBID=1 SBID= 5)

SSIDR5-A: DATA5 SID: 00110101 (53)
 SSIDR5-B: DATA5 BB/SBID: 00101010 (BBID=1 SBID=10)

SSIDR6-A: DATA6 SID: 00110110 (54)
 SSIDR6-B: DATA6 BB/SBID: 00110010 (BBID=1 SBID=18)

SSIDR7-A: DATA7 SID: 00110111 (55)
 SSIDR7-B: DATA7 BB/SBID: 00111100 (BBID=1 SBID=28)

SSCR: 00000000 (sample size config reg)

ISMCR0_1: 00010000 (Internal-0<==DATA in 0 NIB=0; Internal-1<==DATA in 1 NIB=0)
 ISMCR2_3: 00110010 (Internal-2<==DATA in 2 NIB=0; Internal-3<==DATA in 3 NIB=0)
 ISMCR4_5: 01010100 (Internal-4<==DATA in 4 NIB=0; Internal-5<==DATA in 5 NIB=0)
 ISMCR6_7: 01110110 (Internal-6<==DATA in 6 NIB=0; Internal-7<==DATA in 7 NIB=0)

SRCR0_1: 00000000 (Internal-0: divide factor= 1 Internal-1: divide factor= 1)
 SRCR2_3: 00000000 (Internal-2: divide factor= 1 Internal-3: divide factor= 1)
 SRCR4_5: 00010000 (Internal-4: divide factor= 1 Internal-5: divide factor= 2)
 SRCR6_7: 00110010 (Internal-6: divide factor= 4 Internal-7: divide factor= 8)

RBLKSIZE: 00000100 (block size=2048 X_Y_sel=0 B7-4=0000)
 RBLK_START: 00000011 (3)
 RBLK_END: 00000011 (3)
 RBLK_TOT: 00000011 (3)

PMSR: 00000000

RSRCR: 00000000 (clock divide factor=1)

RSSR0_1: 00001000 (Str-0<==internal 0 D_P0=0; Str-1<==internal 1 D_P1=0)
 RSSR2_3: 00001000 (Str-2<==internal 0 D_P2=0; Str-3<==internal 1 D_P3=0)

ODSCR: 00001111 (0==internal stream 1==recirculation stream)

BFCR: 11111111 (255)

TPSR0: 00000000 (0)
 TPSR2: 00000000 (0)

OK Execute Register Read Exit VIEW CHIP GRAPHICS

Figure 8 Recirculation Controller raw GUI display.

Baseline Board: Rack 0 Crate 0 Slot 5 (S/N 2001): Correlator Chip X-0, Y-5

10000101 MCSR: X/Y_DS=1 SyncER=0 TvER=0 AOV=0 OVR=0 PhEN=1 TVEN=0 CEN=1

00000001 CCCSCR_0_1: CCC1: Y=adj X=adj CCC0: Y=adj X=pri
10000000 CCCSCR_2_3: CCC3: Y=sec X=adj CCC2: Y=adj X=adj
00000001 CCCSCR_4_5: CCC5: Y=adj X=adj CCC4: Y=adj X=pri
01000000 CCCSCR_6_7: CCC7: Y=pri X=adj CCC6: Y=adj X=adj
00000010 CCCSCR_8_9: CCC9: Y=adj X=adj CCC8: Y=adj X=sec
10000000 CCCSCR_10_11: CCC11: Y=sec X=adj CCC10: Y=adj X=adj
00000010 CCCSCR_12_13: CCC13: Y=adj X=adj CCC12: Y=adj X=sec
01000000 CCCSCR_14_15: CCC14: Y=pri X=adj CCC15: Y=adj X=adj

11110000 CCQR_0_1: Q1: YSw1=sec YSw0=sec XSw1=sec XSw0=sec Q0: YSw1=pri YSw0=pri XSw1=pri XSw0=pri
11111111 CCQR_2_3: Q3: YSw1=sec YSw0=sec XSw1=sec XSw0=sec Q2: YSw1=sec YSw0=sec XSw1=sec XSw0=sec

00000000 XSTATUS: X-SDATA1: 0000, X-SDATA0: 0000
00000000 YSTATUS: Y-SDATA1: 0000, Y-SDATA0: 0000
00000000 XSTATUS: X-SDATA3: 0000, X-SDATA2: 0000
00000000 YSTATUS: Y-SDATA3: 0000, Y-SDATA2: 0000
00000000 XSTATUS: X-SDATA5: 0000, X-SDATA4: 0000
00000000 YSTATUS: Y-SDATA5: 0000, Y-SDATA4: 0000
00000000 XSTATUS: X-SDATA7: 0000, X-SDATA6: 0000
00000000 YSTATUS: Y-SDATA7: 0000, Y-SDATA6: 0000
00000000 XSTATUS: X-PHASE1: 0000, X-PHASE0: 0000
00000000 YSTATUS: Y-PHASE1: 0000, Y-PHASE0: 0000
00000000 XSTATUS: X-PHASE3: 0000, X-PHASE2: 0000
00000000 YSTATUS: Y-PHASE3: 0000, Y-PHASE2: 0000
00000000 XSTATUS: X-PHASE5: 0000, X-PHASE4: 0000
00000000 YSTATUS: Y-PHASE5: 0000, Y-PHASE4: 0000
00000000 XSTATUS: X-PHASE7: 0000, X-PHASE6: 0000
00000000 YSTATUS: Y-PHASE7: 0000, Y-PHASE6: 0000
00000000 XSTATUS: X-DVALID: 00000000
00000000 YSTATUS: Y-DVALID: 00000000
00000000 XSTATUS: X-SE_CLK: 00000000
00000000 YSTATUS: Y-SE_CLK: 00000000
00000000 XSTATUS: X-DUMP_EN: 00000000
00000000 YSTATUS: Y-DUMP_EN: 00000000
00000000 XSTATUS: X-TIMESTAMP=0 X-SCHID_SYNC=0 X-DUMP_SYNCs=0
00000000 YSTATUS: Y-TIMESTAMP=0 Y-SCHID_SYNC=0 Y-DUMP_SYNCs=0

00000000 DESSR_0_7: 00000000
00000000 DESSR_8_15: 00000000

OK

Execute Register Read

Exit

VIEW CHIP GRAPHICS

Figure 9 Correlator chip raw register GUI.



Figure 10 LTA Controller raw register GUI.




Figure 11 GigE chip raw register GUI.

6.7 General Board-wide GUIs

There are a few more GUIs that are accessible through the board-level “Config...” button. These are the “BB Configs...” and “HM Gbps Receivers...” GUIs. These are shown in Figure 12 and Figure 13.

The “BB Configs...” GUI is shown in Figure 12. This GUI is used to, in a manner similar to what the EVLA monitor and control might do across the VCI, set the BB configurations, polarization, and number of correlator channels. This GUI would thus be used to configure the Recirculation Controllers, and the correlator chips in one fell swoop. Note that integration time, number of bins, and pulsar binning are not set here because these parameters are a function of settings on the Station Board. “BB-0...7” refer to particular inputs to the board as per [7].

The HM Gbps receiver GUIs shown in Figure 13 are used, along with support software, to acquire accumulated status information for one receiver chip (Recirculation Controller) or all receiver chips on the board. It is possible with these GUIs to obtain long-term status information on the receivers—extremely useful during testing—as well as make some basic configuration settings. There is some overlap in functionality between these GUIs and similar functions provided on the Recirculation Controller GUI of Figure 4.

Baseline Board: Rack 0 Crate 0 Slot 5: BB Configuration Settings

BB-0	BB-1	BB-2	BB-3	BB-4	BB-5	BB-6	BB-7
☒ Correlate	☒ Correlate	☒ Correlate	☒ Correlate	☒ Correlate	☒ Correlate	☐ Correlate	☐ Correlate
☒ Recirculate	☒ Recirculate	☐ Recirculate	☐ Recirculate	☐ Recirculate	☐ Recirculate	☐ Recirculate	☐ Recirculate
16 Bandwidth (MHz)	16 Bandwidth (MHz)	128 Bandwidth (MHz)	128 Bandwidth (MHz)	16 Bandwidth (MHz)	16 Bandwidth (MHz)	128 Bandwidth (MHz)	128 Bandwidth (MHz)
☒ 7-bits	☒ 7-bits	☐ 7-bits	☐ 7-bits	☐ 7-bits	☐ 7-bits	☐ 7-bits	☐ 7-bits
Polarization: ☒	Polarization: ☒	Polarization: ☒	Polarization: ☒	Polarization: ☐	Polarization: ☐	Polarization: ☒	Polarization: ☒
☒ R Pair: 1	☐ R Pair: 1	☒ R Pair: 2	☐ R Pair: 2	☒ R Pair: 1	☒ R Pair: 1	☒ R Pair: 2	☐ R Pair: 2
☐ L Prods: 1	☒ L Prods: 1	☐ L Prods: 1	☒ L Prods: 1	☐ L Prods: 1	☐ L Prods: 1	☐ L Prods: 1	☒ L Prods: 1
Spec. Chans/prod: 512	Spec. Chans/prod: 512	Spec. Chans/prod: 128	Spec. Chans/prod: 128	Spec. Chans/prod: 128	Spec. Chans/prod: 128	Spec. Chans/prod: 128	Spec. Chans/prod: 128

OK Cancel

Figure 12 BB Configs GUI screen.

Baseline Board: Rack 0 Crate 0 Slot 5 HMGbps Control/Status

Use Control Input: ☒ 0 ☐ 1 ☐ 2 ☐ 3

Re-acquire lock when: ☐ Only on initialization ☒ More than: Errors/sec

Statistics: ☐ On correlated BBs only ☒ Save to file...

Real-time error detections: ☐ All ☒ Specify RC Rx:

Accum. time: sec

	CRC Er	Off Er	Toggle?
BB-0	2	1	Yes
BB-1	5	1	Yes
BB-2	0	0	Yes
BB-3	0	0	Yes
BB-4	0	0	Yes
BB-5	0	0	Yes
BB-6	0	0	Yes
BB-7	0	0	Yes

	CRC Er	Off Er	Toggle?
TC	0	0	Yes
PM	0	0	Yes
DT	0	2385	Yes
PE0_1	0	0	Yes
PE2_3	0	0	Yes
PE4_5	0	0	Yes
PE6_7	0	0	No

OK Write Config Cancel

Baseline Board: Rack 0 Crate 0 Slot 5 HMGbps Control/Status

Use Control Input: ☒ 0 ☐ 1 ☐ 2 ☐ 3

Re-acquire lock when: ☐ Only on initialization ☒ More than: Errors/sec

Statistics: ☐ On correlated BBs only ☒ Save to file...

Real-time error detections: ☒ All ☐ Specify RC Rx:

Accum. time: sec

	CRC Er	Off Er	Toggle?
X-0	2	1	Yes
X-1	5	1	Yes
X-2	0	0	Yes
X-3	0	0	Yes
X-4	0	0	Yes
X-5	0	0	Yes
X-6	0	0	Yes
X-7	0	0	Yes

	CRC Er	Off Er	Toggle?
Y-0	0	1	Yes
Y-1	0	1	Yes
Y-2	0	0	Yes
Y-3	0	0	Yes
Y-4	0	0	Yes
Y-5	2315	0	No
Y-6	0	0	Yes
Y-7	0	0	Yes

OK Write Config Cancel

Figure 13 HM Gbps Receiver GUIs. Individual receiver chip (top) and all receivers on board.

7 Lab Power Supplies and Networking

7.1 Power Supplies

It will be necessary to supply –48 VDC power to the Baseline Board test bed for testing. This section presents a straw-man concept for supplying power to this test bed and other test beds in the lab.

The basic power supply setup is shown in Figure 14. A –48 VDC 100 A supply provides power to all test beds via a breaker panel. 15 A breakers in this panel allow one board to be powered off each breaker. In total, there should be ~10 breakers in the panel (not all boards will use the full 720 W capability of a breaker).




Figure 14 Straw-man concept for lab –48 VDC supplies to board test beds.

The power supply and breaker panel should be mounted in a quasi-permanent fashion near the center of the lab benches in the lab. If possible some standard 48 VDC keyed socket and plug should be used so that each board plugs into the breaker panel as an “appliance”.

7.2 Networking

Notwithstanding other network diagrams in this document, a network diagram for the lab setup that encompasses more than the Baseline Board is shown in Figure 15. The following items in the diagram are of note:

- UUTs (Units Under Test) with 100M (100 Mbit/sec Ethernet on RJ-45) network connections can be one or more of Station Boards, NRAO-supplied Fiber-Optic Receiver Modules, or Timecode Generator Boards (TGBs).
- UUTs with 100M and 1G (1 Gbit/sec Ethernet on fiber) are Baseline Boards.
- The IP address for UUT is set partially in software and partially in hardware via the UUT “Common Backplane”. Refer to [9] for more detailed information on board IP addressing.
- The SERVER Linux PC contains the PC/104+ boot files and FPGA bitstream files. When the PC/104+ CPUs boot, they will get all necessary boot files from this server.
- The SERVER Linux PC monitors and controls power for all of the UUTs. This CPU is thus functioning in a simple capacity as the CPCC (Correlator Power Control Computer). These lines are shown in red in the diagram.
- The SERVER Linux PC has a 1G backbone to the switch, although there are no extreme performance requirements for this test. A 100M connection would be fine, although it may be useful to gain some performance experience in the configuration shown.
- Three laptops are shown and these are to be used in the lab for rlogin and GUI access to UUTs. There may be a few more laptops than shown—perhaps up to 5.
- The “backend” Linux PC contains a 1G Ethernet card and is used for backend testing and reception of UDP/IP frames from Baseline Boards. The 1G switch does not need to be the highest performance switch available. A total aggregate throughput of a minimum of 1 Gbps, with a minimum of 4 ports is the requirement. A switch that blocks or drops frames if it is overloaded is acceptable since there are algorithms in the correlator that will work around these problems, and it is desired to test these algorithms in addition to flat-out performance capabilities.




Figure 15 EVLA Correlator Lab Prototype Network Diagram.

8 References

All of these documents are available on the web at <http://www.drao.nrc.ca/science/widar>

- [1] Carlson, Brent, Recirculation Controller FPGA, RFS document A25090N0000, Rev. 2.2, Sept. 10, 2004.
- [2] Carlson, Brent, EVLA Correlator Chip, RFS document A25082N0000, Rev. 2.4, Feb. 15, 2005.
- [3] Carlson, Brent, LTA Controller FPGA, RFS document A25091N0000, Rev. 1.1, Feb. 16, 2005.
- [4] Carlson, Brent, Gbit Ethernet Chip, RFS document A25092N0000, Rev. 1.0, Jan. 20, 2005.
- [5] Carlson, Brent, EVLA Correlator Project Development and Test Plan, TVP document A25010N0001, Rev. DRAFT, October 1, 2004.
- [6] Carlson, Brent, EVLA Correlator Chip, TVP document A25082N0001, Rev. DRAFT, Aug. 26, 2004.
- [7] Heng, Zhang, HM Gbps Cable Physical Specification, ICD document A25022N0040, Rev. Draft, April 13, 2004. Also, refer to: Carlson, Brent, HM Gbps Cable Signaling Specification, Protocol document A25022N0041, Rev. 1.1, Feb. 24, 2005.
- [8] Smegal, Rick, EVLA Correlator Chip Functional Test Cases, TVP document A25082N0002, Rev. DRAFT 2.0, January 14, 2005.
- [9] Carlson, Brent, EVLA Correlator System Numbering Plan, ICD document A25010N0002, Rev. 1.1, Feb. 24, 2005.