

# Baseline Board and Chips

*B. Carlson*




## Outline

- Design status and schedule.
- Production status and schedule.
- Testing status and schedule.
- Delivery schedule to VLA/eMERLIN.
- Outstanding issues/risks.

## Design status and schedule

- Board:
  - PCB fab first 2 done...some problems.
  - SMT done (1<sup>st</sup> board). SMT 2<sup>nd</sup> board, ~week Dec. 12.
  - Expect delivery of 1 board ~Jan 7/08 if all tests (X-ray, FP, JTAG) pass...only partial “quickie” JTAG test.
  - This is the first fully corr-chip loaded board test with input section changes for new connectivity scheme.
  - Next board towards end Jan, need to do full JTAG test/dev (21 days).
  
  - Schedule for test and construction of next 14:
    - Most aggressive: available mid/late March in Penticton.
    - Otherwise, mid-April if no delays or major problems found.
    - Otherwise....?



## Design status and schedule

- BB chips:
  - **RXP FPGA:** Input section, on-chip testvectors (test mode) DDR in/out, X-bar, output section...RTL implemented and tested, working on gate-level sim to verify DDR I/O timing. Uses ~40% of chip.
    - Phasing logic: full reg description in RFS...start implementation after X-bar Board FPGA...probably ready for OTS testing in late summer/fall.
  - **Recirc FPGA:** All changes for external/internal recirc finished and tested. Have not tested 7-bit mode with recirc in H/W yet.
  - **Corr chip:** Passed CDR...validation testing complete. Production chip delivery expected Feb. 15/08. First 1200 chips func test in Penticton for 14-brd assy. Rest of chips undergo qual testing/screening, ready Aug/08.

## Design status and schedule

- BB chips:
  - **LTA FPGA:** design changes to support 2X RAM, and 1C12 device, finished, tested (RTL and gate-level). Ready for H/W testing.
  - **GigE FPGA:** Only pinout changes to support new board and lines from RXP chip. Still need to implement Phased-data synchronizer/packetizer. Will be a few registers added (sync detect, dest. MAC/IP etc.). Want to test with SFP with no autoneg...tried it but the GigE FPGA is transmitting BREAKLINKs(why??)
    - How much testing to do on 10 GigE option? Have XFP and receiver card...need minimum FPGA code to test link...at least look at S.I.

## **Production status and schedule**

- Most aggressive/optimistic: start full production Aug. 08, finish end 08.
- Next most aggressive/optimistic: start full production November 08, finish Feb. 09.
- Full testing (protos/prod) Penticton: start full production November 08, finish Jun 09.

**IT ALL DEPENDS ON AMOUNT/SUCCESS OF TESTING.**

---

## Testing status and schedule

- Start 1<sup>st</sup> board test ~Jan. 7/08.
- Scenarios:
  - 1 week test, if successful, give go-ahead for next 14...but have to wait for corr chips anyway.
  - 2 week test, if successful, give go-ahead for PCB fab of next 14, mid-Mar/08, go-ahead for assembly...get boards ~mid April...start sys integration and test in Penticton...finish mid-Aug/08...OTS start.

**IT ALL DEPENDS ON AMOUNT/SUCCESS OF TESTING.**


## **Delivery schedule to VLA/eM**

- Most aggressive: earliest single-baseline H/W: 3<sup>rd</sup> week Jan/08, if functional tests pass, no rel testing. Full OTS starts mid-March (eM).
- Next most-agr: could deliver single-baseline H/W mid-March. Full OTS mid August (eM).
- Full production H/W: end 08, Feb/09, or Jun/09.


**IT ALL DEPENDS ON AMOUNT/SUCCESS OF TESTING.**

---


PRELIMINARY--FOR DISCUSSION ONLY: Expedited proto (no rel test); expedited production (no burn-in), H/W driven BEST CASE schedule



PRELIMINARY--FOR DISCUSSION ONLY: Full prototype reliability test and laboratory sys integration; expedited production (no burn-in), BEST CASE schedule; Expedited St. Brd and Bas. Brd. delivery. No rel testing on first 1200 corr chips.



PRELIMINARY--FOR DISCUSSION ONLY: Full prototype reliability test and laboratory sys integration; production burn-in in Penticton, BEST CASE schedule; Expedited St. Brd and Bas. Brd. delivery. No rel testing on first 1200 corr chips.




## Outstanding H/W issues

- RXP phasing logic implementation/test.
- Debugging/testing (some FPGA bugs for current proto need to be chased down). Probe testing all chip sites for S.I. checks.
- Settling on rel testing procedure...requires incremental test and verify with the 14.
- Thermal heat-spreader plate for back of board? Effectiveness of thermal interface material?
- TESTING. TESTING. TESTING. H/W--S/W integration/debugging.
- Final assy/test in Penticton or at BMS?

## Risks

- RXP FPGA can't handle all of the 1 Gbps I/O; RXP-RXP DDR
  - Low; spoken to Altera; no firm reason to believe this will be a problem, but never tested a chip with this many 1 Gbps I/O before.
- Y Recirc output to next board X input.
  - Plan to use “Patch Board” PCB rather than cable. Hypertransport rather than LVDS (higher amplitude).
  - Use high-performance PCB material (IS415: Dk=3.7; LC=0.013). Will run multi-board sim tests before build to verify.
  - Y Recirc Tx/Rx connection for I/O capability (expansion)...additional source jitter. Can remove connection if necessary...surface traces. Re-spin PCB with 0201 connections.
  - Could use cable if necessary for performance...more \$, less intrinsic reliability.
- First time that entire corr chip matrix populated...
  - All sites are carbon-copies of tested sites on first board.
  - Risk is considered low, but unknown until tested.



Recirc FPGA  
LVDS Tx at  
Y connector

## Summary

- Design status and schedule.
- Production status and schedule.
- Testing status and schedule.
- Delivery schedule to VLA/eMERLIN.
- Outstanding issues.