

Programmer's Guide to the EVLA Correlator

B. Carlson



National Research Council
Canada

Conseil national de recherches
Canada

EVLA Correlator S/W F2F Apr. 3-4, 2006

Outline


- Purpose.
- Timing and Delay Tracking.
- Phase Models.
- Dump Control.
- Station Board.
- Baseline Board.
- System.


Purpose

- Comprehensive User Manual of the correlator from a programmer's perspective.
- Define details of timing, delay tracking, phase models, dump control.
- Discuss each function on each board/chip in some reasonable detail—note references to additional documentation.
- DRAFT2 released.


Timing and Delay Tracking

- Critical real-time functions to “get right” for OTS testing.
- Fundamental array/correlator timing. TIMECODE...
- Fiber delay models/compensation; accuracy of timestamp...accuracy of model application time.
- Delay sign convention.
- Wideband/sub-band delay tracking.







TIMECODE initialization/selection



External Timecode from NRAO




Correlator TIMECODE




Fiber delay models

- Array Timing Reference-to-antenna fiber delays need to be known well enough to ensure that fringes are found within the delay search range of the correlator.
 - Min +/-250 nsec; max +/-32 usec for sub-band 128 MHz.
- Accuracy of fiber delay model for at least one antenna determines accuracy of timestamps and when models are applied in correlator.
- Fiber delays are put into the correlator as +'ve delay offsets.





(a)



(b)

Delay sign convention







Delay Tracking

- Develop simplified model.
- Define the “Delay Tracker Quiescent State” to be when the A1PPS and the reference (TIMECODE) tick at output of delay buffer are lined up.
 - Sets value of Reference Pointer.
 - Allows antenna-to-correlator fiber delays to be completely factored out.

Delay Tracking—simple model



Delay tracking—actual model (simplified)



Delay Tracking

- Wideband: handled by the Delay Module.
 - H/W logic handles complexity of de-multiplexed data stream and delay slewing; presents relatively simple software interface.
 - Concrete example given to go from floating-point point-slope model to H/W register values.
 - Delay always specified in terms of number of 244 psec (244.140625) units.
- Sub-band: handled by the Filter Chip (but operates on wideband data).
 - Similar to Delay Module, but only +/-16 usec.
 - Delay specified in terms of “samples at the original sample rate”.
 - Concrete example given...

Delay Tracking


- Very fine delay tracking ($+/-1/32$ samples) handled and timed completely in hardware. S/W needs only to set where it is applied.
- Can be applied using the Filter Chip Stage 2 DSSB mixer or, in the Correlator Chip mixer (normally).
 - If applied in the Filter Chip, “PHASERR” going to the Baseline Boards is forced to 0 by H/W.

Delay Tracking

- M&C delivers models to the correlator with a “Model Server”.
 - Separate models for wideband delay and sub-band delay.
- Models:
 - Constant “clock model”...for constant LO distribution fiber delays.
 - LO fiber round-trip delay model.
 - Geometric delay model (CALC).
 - Could do WVR measurements if desired...
- Convenient if model’s “ t_o ” in terms easily understood by the correlator (i.e. # seconds since Epoch – TIMECODE COUNTPPS).

Phase Models and Fringe Rotation

- Earth-rotation phase, fiber round-trip phase, fshift phase.
- Normally applied in Correlator Chip.
 - Could be partially or completely applied in Filter Chip DSSB mixer but lose benefit of doing it at the last possible point (and mixer band-edge degradation).
- “t” of calculation depends on:
 - Delay through Filter Chip stages...measured for each Filter Chip in the Output Chip of the Station Board.
 - Recirculation parallel or serial phase.




Phase Models and Fringe Rotation


- Calculation is:

$$\phi(t) = -\tau(t) \times (\text{Net_LO}) - \text{fshift} \times t$$

- Concrete example given...
 - Net_LO includes the fshift, and thus is different for each antenna.
 - How to calculate P0 and P1 PHASEMOD coefficients.
 - How to build the PHASEMOD frame—**HES**—Hardware Executable Script. Written to Timing Chip on Station Board.




PHASEMOD Format



Command [15:11]	Command Name	Action
00000	N/A	Reserved. Ignored by the executor.
00001	SBIT	Generate a Start Bit. Effectively generates a '100' output.
00010	FOD	Generate Width bits of Data
00011	CRC	Generate a 4-bit CRC
00100	END	Stop execution, continuously generate Preamble (101010...), and wait for 10-msec tick to come along before executing the next Command written to the other RAM. <u>Once the microprocessor writes an END Command, it must not write any more Commands until after the next 10-msec tick.</u>
1xxxx	NOP	Generate a defined <i>count</i> +1 of the '10' pattern. <u>Here, count is bits 0-14 of this word.</u>
All others	N/A	Reserved for future use. Ignored by the executor.

Cmd	Width	Data	Description
NOP		Count=99	100 Preambles to ensure first frame occurs well after the 10-msec tick.
SBIT	n/a	n/a	Start bit ‘100’ output
FOD	111	0x01	PLEN=1; this frame contains one PHASEMOD
FOD	111	0x55	SID=0x55
FOD	010	0x3	Baseband=3
FOD	100	0x10	Sub-band=16
FOD	111	0xFB	P0—Byte 0
FOD	111	0x3F	P0—Byte 1
FOD	111	0x86	P0—Byte 2
FOD	111	0x32	P0—MSByte 3
FOD	111	0x5D	P1—Byte 0
FOD	111	0xF1	P1—Byte 1
FOD	111	0xF4	P1—Byte 2
FOD	111	0xFF	P1—MSByte 3
CRC	n/a	na/	CRC-4 code
NOP		Count=9	Insert some Preamble for good measure
Other PHASEMOD frames...			
END		Count=31959	Preamble Fill




Phase Models and Fringe Rotation

- Each Station Board CMIB must write phase models (i.e. build PHASEMOD) for all of its own outputs.
- Other models may be present, but they are ignored by downstream hardware.

Dump Control

- Station Board generates the DUMPTRIG signal to control all down-stream dumping/integration for the Correlator Chip and the LTA.
- Sub-array/correlator-wide synchronization required to support recirculation and phase binning.
 - One way or another, synchronize to TIMECODE to eliminate Station Board-to-Station Board communication.
- HES built by S/W to generate DUMPTRIG.




Dump Command (3 bits):

- 000 -- First dump of data into LTA bin.
Just save data in LTA bin.
- 001 -- Add data to existing LTA data and save in LTA bin.
- 010 -- Last dump: add to LTA data; flag LTA bin as ready.
- 011 -- Speed dump: bypass LTA directly to output.
- 100 -- Dump data and discard it. This clears the correlator chip accumulators.
- 101 -- Single dump: save in LTA and flag bin as ready.
- 110 -- Reset the recirculation block counter to the start block.
No dump action taken.
- 111 -- Synchronization test frame. Dump Trigger is generated and is aligned with the 'T' bit of TIMECODE. No dump action taken

CRC-4: 4-bit CRC to be calculated on all bits from CMD to PB inclusive.
The generator polynomial is:
 $P(x) = x^4 + x + 1$ (or, the generator pattern is 10011)

Dump Trigger:
Data is dumped and timestamped on this bit (2nd '1' in a row) after a successful DUMPTRIG frame.



DUMPTRIG Format

Dump CMD	Name	Description
000	FDS	First Dump Save. First dump of frame data into LTA bin. Save frame into LTA bin and overwrite existing data in bin unless the bin is flagged as ready for readout, in which case the new frame will be discarded.
001	AFS	Add Frame Save. Add frame data to existing LTA bin and save the result back into the same bin.
010	LDS	Last Dump Save. Add frame data to LTA bin, save result back into the same bin, and flag the bin as ready for readout (transmission to backend).
011	SPD	Speed Dump. Bypass LTA and transfer frame data to output for transmission to the backend.
100	DD	Dump Discard. This clears the Correlator Chip accumulators. This action is taken by the Correlator Chip; the LTA does not see the frame.
101	SDS	Single Dump Save. Save frame data in LTA bin and flag bin as ready.
110	RRC	Reset Recirculation Counter. Force reset of the recirculation block counter to the start block. No dump action is taken. This applies to any recirculation chip that receives this command (i.e. no selection of SID, BBID, SBID etc. is performed).
111	STF	Synchronization Test Frame. Receiver expects Dump Trigger aligned with the 'T' bit of TIMECODE. No dump action taken.

- H/W Integration Time (**HW_IT**) – This is the fundamental hardware dump/integration time and is expressed in seconds. For each HW_IT one or more DUMPTRIG frames and a Dump Trigger are generated, normally resulting in the generation of one or more lag frames from the Correlator Chip.
- LTA Integration Time (**LTA_IT**) – This is the integration time in the LTA and is expressed in seconds. The LTA_IT must always be an integer multiple of HW_IT since the LTA always integrates an integer number of Correlator Chip lag frames.
- Backend Integration Time (**BE_IT**) – This is the integration time in the Backend computers and is expressed in seconds. The BE_IT must always be an integer multiple of LTA_IT, since the Backend always integrates an integer number of LTA frames.

For each stream (a stream being the output of a Digital Filter on the Station Board), there can be a different HW_IT. However, there is a hardware restriction in that every HW_IT must be an integer multiple of the smallest HW_IT that is in DUMPTRIG.

HW_IT_{max} is 500 μ sec. A larger HW_IT may result in overflow of the Correlator Chip accumulators.

Dump Modes


- Normal dump-and-integrate.
- Recirculation dump-and-integrate.
 - Recirc FPGA on Baseline Board handles all counting, memory pointer offsets etc. Driven by Dump Triggers and CMDs.
- Phase binning.
- Recirculation and phase binning ☺.
- Burst dumping.

Normal dump-and-integrate

CMD	Time	Phase bin	Bank	Action
<i>DD</i>	0	<i>X</i>	<i>X</i>	<i>Dump/discard. Clears accumulators</i>
FDS	500 us	0	0	First dump into LTA
AFS	1 ms	0	0	Add to LTA
AFS	1.5 ms	0	0	Add to LTA
AFS	2.0 ms	0	0	Add to LTA
AFS	2.5 ms	0	0	Add to LTA
LDS	3.0 ms	0	0	Add to LTA, flag as ready
FDS	3.5 ms	1	0	First dump into LTA
AFS	4 ms	1	0	Add to LTA
AFS	4.5 ms	1	0	Add to LTA
AFS	5.0 ms	1	0	Add to LTA
AFS	5.5 ms	1	0	Add to LTA
LDS	6.0 ms	1	0	Add to LTA, flag as ready
FDS	6.5 ms	2	0	First dump into LTA
...


CMD	Time	Phase bin	Bank	Lags	Action
<i>DD</i>	<i>0</i>	<i>X</i>	<i>X</i>	N/A	<i>Dump/discard. Clears corr chip accumulators.</i>
<i>RRC</i>	<i>0</i>	<i>X</i>	<i>X</i>	N/A	<i>Force reset of recirc. block counter</i>
FDS	500 us	0	0	0-127	First dump of data into LTA
FDS	1 ms	0	0	128-255	First dump of data into LTA
FDS	1.5 ms	0	0	256-383	First dump of data into LTA
FDS	2.0 ms	0	0	384-511	First dump of data into LTA
<i>RRC</i>	<i>2.0 ms</i>	<i>X</i>	<i>X</i>	N/A	<i>Force reset of recirc. block counter</i>
AFS	2.5 ms	0	0	0-127	Add to LTA
AFS	3.0 ms	0	0	128-255	Add to LTA
AFS	3.5 ms	0	0	256-383	Add to LTA
AFS	4.0 ms	0	0	384-511	Add to LTA
<i>RRC</i>	<i>4.0 ms</i>	<i>X</i>	<i>X</i>	N/A	<i>Force reset of recirc. block counter</i>
LDS	4.5 ms	0	0	0-127	Add to LTA, flag as ready
LDS	5.0 ms	0	0	128-255	Add to LTA, flag as ready
LDS	5.5 ms	0	0	256-383	Add to LTA, flag as ready
LDS	6.0 ms	0	0	384-511	Add to LTA, flag as ready
<i>RRC</i>	<i>6.0 ms</i>	<i>X</i>	<i>X</i>	N/A	<i>Force reset of recirc. block counter</i>
FDS	6.5 ms	1	0	0-127	First dump of data into LTA
FDS	7.0 ms	1	0	128-255	First dump of data into LTA
FDS	7.5 ms	1	0	256-383	First dump of data into LTA
FDS	8.0 ms	1	0	384-511	First dump of data into LTA
<i>RRC</i>	<i>8.0 ms</i>	<i>X</i>	<i>X</i>	N/A	<i>Force reset of recirc. block counter</i>
AFS	8.5 ms	1	0	0-127	Add to LTA
...

N-lag Correlator Recirculation Block Numbering
(for case of N=32, block size = 4 lags)



CMD	Time	Phase bin	Bank	Action
<i>DD</i>	0	X	X	<i>Dump/discard. Clears corr chip accumulators.</i>
FDS	250 µs	0	0	First dump bin 0
FDS	500 µs	1	0	First dump bin 1
FDS	750 µs	2	0	First dump bin 2
FDS	1 ms	3	0	First dump bin 3
FDS	1.25 ms	4	0	First dump bin 4
AFS	1.5 ms	0	0	Add to LTA bin 0
AFS	1.75 ms	1	0	Add to LTA bin 1
AFS	2 ms	2	0	Add to LTA bin 2
AFS	2.25 ms	3	0	Add to LTA bin 3
AFS	2.5 ms	4	0	Add to LTA bin 4
AFS	2.75 ms	0	0	Add to LTA bin 0
AFS	3 ms	1	0	Add to LTA bin 1
AFS	3.25 ms	2	0	Add to LTA bin 2
AFS	3.5 ms	3	0	Add to LTA bin 3
AFS	3.75 ms	4	0	Add to LTA bin 4
LDS	4 ms	0	0	Add to LTA, flag as ready bin 0
LDS	4.25 ms	1	0	Add to LTA, flag as ready bin 1
LDS	4.5 ms	2	0	Add to LTA, flag as ready bin 2
LDS	4.75 ms	3	0	Add to LTA, flag as ready bin 3
LDS	5 ms	4	0	Add to LTA, flag as ready bin 4
FDS	5.25	0	1	First dump bin 0, bank 1
...

Based on this example, it is useful to develop an algorithm that, given TIMECODE in seconds and the pulsar ephemeris period in seconds, can determine the phase bin number, the bank, the CMD, the HW_IT, the LTA_IT, and the time of the Dump Trigger. This algorithm, if applied on all Station Boards that are part of the experiment, will result in the correct sequencing of DUMPTRIGs, all synchronized to the pulsar. This algorithm must be developed with the knowledge that during the current 10 msec interrupt service routine, we must determine what happens for the next 10 msecs of time, where “what happens” means knowing what CMD sequences are transmitted, and when Dump Trigger pulses occur.



Phase binning and recirculation

- Almost too painful to contemplate.
- Lose “recirculation factor” number of Phase bins
 - E.g. if recirculation factor is 4, then there are $1000/4=250$ phase bins available.
 - “number of places to put data in LTA” is always constant.
 - Left as an exercise for the reader to develop the S/W algorithm to implement.

CMD	Time	Phase bin	Bank	Action
<i>DD</i>	<i>0</i>	<i>X</i>	<i>X</i>	<i>Dump/discard. Clears corr chip accumulators. Resets recirc block counter.</i>
FDS	250 μ s	0	0	First dump bin 0 – recirc block 0
FDS	500 μ s	0	0	First dump bin 0 – recirc block 1
FDS	750 μ s	0	0	First dump bin 0 – recirc block 2
FDS	1.0 ms	0	0	First dump bin 0 – recirc block 3
<i>RRC</i>	<i>1.0 ms</i>	<i>X</i>	<i>X</i>	<i>Force reset of recirc block counter</i>
FDS	1.25 ms	1	0	First dump bin 1 – recirc block 0
FDS	1.5 ms	1	0	First dump bin 1 – recirc block 1
FDS	1.75 ms	1	0	First dump bin 1 – recirc block 2
FDS	2.0 ms	1	0	First dump bin 1 – recirc block 3
<i>RRC</i>	<i>2.0 ms</i>	<i>X</i>	<i>X</i>	<i>Force reset of recirc block counter</i>
FDS	2.25 ms	2	0	First dump bin 2 – recirc block 0
FDS	2.5 ms	2	0	First dump bin 2 – recirc block 1
FDS	2.75 ms	2	0	First dump bin 2 – recirc block 2
FDS	3.0 ms	2	0	First dump bin 2 – recirc block 3
<i>RRC</i>	<i>3.0 ms</i>	<i>X</i>	<i>X</i>	<i>Force reset of recirc block counter</i>
LDS	3.25 ms	0	0	Add to LTA bin 0 – recirc block 0
LDS	3.5 ms	0	0	Add to LTA bin 0 – recirc block 1
LDS	3.75 ms	0	0	Add to LTA bin 0 – recirc block 2
LDS	4.0 ms	0	0	Add to LTA bin 0 – recirc block 3
<i>RRC</i>	<i>4.0 ms</i>	<i>X</i>	<i>X</i>	<i>Force reset of recirc block counter</i>
...

Burst Dumping

- Used when integration time is too small to allow for contiguous data capture.
- 3 ways of doing it:
 - Explicit control and synchronization of DUMPTRIG.
 - Explicit control of LTA's burst-mode.
 - Implicit—let rate at which GigE chip can transmit data to Backend automatically control bursts.
 - LTA fills up...priority naturally transfers to LTA-to-GigE data transfer.
 - What data acquired for what baselines at what time is indeterminate.

DUMPTRIG Synchronization


- Important for recirculation to ensure X/Y memory offset pointers correct.
- Correlator Chip XSTATUS, YSTATUS, and DESSR registers indicate if X/Y dump pulses not synchronized.
 - If not, it means that the lags being acquired for a particular lag block are indeterminate.


DUMPTRIG HES Example

Cmd	Width	Data	#bits @ 128 Mbps	#bits (elapsed)	Description
TRIG	n/a	n/a	2	2	Dump Trigger @ TIMECODE T-bit
NOP	Count=9		20	22	Preamble
SBIT	n/a	n/a	3	25	Start bit ‘100’ output
FOD	010	0x00	3	28	CMD=000; First dump.
FOD	111	0x01	8	36	DLEN=1
FOD	011	0x00	4	40	TID=0
FOD	111	0x23	8	48	SID=0x23
FOD	100	0xFF	5	53	BB0=0xFF; all basebands
FOD	100	0xFF	5	58	SB0=0xFF; all sub-bands
FOD	111	0x80	8	66	Phase Bin MSByte=0, Bank=1
FOD	111	0x03	8	74	Phase Bin LSByte=3
CRC	n/a	na/	4	78	CRC-4 code
NOP	Count=31959	63920	63998		Preamble Fill
TRIG	n/a	na/	2	64000	Dump Trigger at t=500.0 μ sec
Repeat above, CMD=001			63998	127998	Dump Trigger at t \leq 1.0 msec
Repeat 18 more times. Last CMD=010.					
END	n/a	n/a	na/		End of script
TRIG	n/a	n/a	n/a		Dump Trigger @ TIMECODE T-bit
Other Commands for other frames.					

Station Board

- Overall functional description.
- Descriptions of chip functions from S/W perspective.
- Some blanks need to be filled in as some FPGA designs need upgrade or are in flux.
- References to documentation...





Station Board Data Products


- Wideband state counts.
- Wideband correlation lags.
- 16-bit stage output clip counter.
- Pre-re-quantizer power measurement.
- Re-quantizer state counts.
- Re-quantizer power.
- Re-quantizer clip counter.
- Tone extractor I&Q.
- RFI blunker counter.
- Radar-mode data capture.


Station Board misc

- Memory map.
- PCMC
 - Processor boot, PCI devices, absolute memory addresses.
 - FPGA programming (“personality” programming). Byte-wide.
 - A/D readings for V + T monitor.
 - 10 msec interrupt.


Baseline Board


- Overall description.
- Important points of note for each chip...details refer to RFS docs.
- Mostly configuration and monitor. Relatively little real-time S/W.







Simplified Correlator Chip Block Diagram









Baseline Board misc

- Memory map.
- PCMC
 - Similar to Station Board (Processor boot, PCI devices).
 - FPGA programming...bit serial.
 - A/D V+T readings.
 - All Corr Chip core voltages accessed using one A/D channel and dual 32:1 analog switches. Use Recirc-Y7 to control analog switches.
 - 10 msec interrupt.
- Correlator Chip power and reset sequencing.
 - Controlled thru regs on companion LTA.
 - Power sequence, PLL reset sequence, reset sequence.

Other Boards

- Timecode Board and Phasing Board.
 - Details still to be filled in...

System

- Remote power monitor and control.
- M&C network.
- Baseline Board to CBE GigE switched network.
- Station-to-Baseline Board data routing.
 - Mechanical mock-up demonstrates that cable routing in Baseline rack is feasible.
- Location of Phasing Board not completely defined.
 - In Baseline racks?
 - In separate rack?
- System module numbering and identification: ICD A25010N0002.

X / Y	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32				
1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32				
2	2								1								1								1											
3	3								2								2								2											
4	4								3								3								3											
5	5								4								4								4											
6	6								5								5								5											
7	7								6								6								6											
8	8								7								7								7											
									8								8								8											
9									9	10	11	12	13	14	15	16		17	18	19	20	21	22	23	24		25	26	27	28	29	30	31	32		
10									9								9								9											
11									10								10								10											
12									11								11								11											
13									12								12								12											
14									13								13								13											
15									14								14								14											
16									15								15								15											
									16								16								16											
17										17	18	19	20	21	22	23	24		17	18	19	20	21	22	23	24		25	26	27	28	29	30	31	32	
18										17							17								17											
19										18							18								18											
20										19							19								19											
21										20							20								20											
22										21							21								21											
23										22							22								22											
24										23							23								23											
										24							24								24											
25											17	18	19	20	21	22	23	24		17	18	19	20	21	22	23	24		25	26	27	28	29	30	31	32
26											17						17								17											
27											18						18								18											
28											19						19								19											
29											20						20								20											
30											21						21								21											
31											22						22								22											
32											23						23								23											
											24						24								24											

Crate 0=TOP	SLOT	X-inputs	Y-inputs
0	1	25-32	25-32
0	2	17-24	25-32
0	3	9-16	25-32
0	4	1-8	25-32
0	5	1-8	17-24
0	6	1-8	9-16
0	7	1-8	1-8
1	3	17-24	17-24
1	4	9-16	17-24
1	5	9-16	9-16

Appendix I

- Copy of sub-band Stitching and Windowing from NRC-EVLA Memo# 001.
 - Important for post-Backend processing.
 - Need pre-requantizer power measurements, filter scaling factors, filter shapes for sub-band stitching. Probably needs another document to define *exactly* what numbers are needed, and what needs to be done.
 - Windowing for stitching needs more work.