



# EVLA M&C Transition System Software Critical Design Review

December 5-6, 2006



## WIDAR Correlator Board Component Software

Kevin Ryan  
National Radio Astronomy Observatory

---


# WIDAR board component software

Normal operation of the WIDAR Correlator in the EVLA will be done through the Virtual Correlator Interface (VCI).

During the installation and initial phases of operation however, some of the control, monitor and testing will be done at lower, board and individual component levels.

The purpose of this discussion is not for the review of the design of the board-level software but for review of its interface for initial integration of WIDAR into the EVLA system.

# Place in the System



# Discussion Content

- Overview of Correlator (Physical Description)
- S/W Requirements References
- Network 'Middleware'
- CMIB (Server-side) Software
- GUI (Client-side) Software

# WIDAR Physical Description

## Racks in the WIDAR System:

- **2 Control Racks** (one is hot standby) **each**:
  - 2 CPCCs (Correlator Power Control Computers)
  - 3 CMIB Boot Servers
    - MCCC functionality may reside on one of these
- **3 CBE Racks**
  - Containing  $\approx$  50 Blade Servers
- **24 Correlator Racks**
  - Contain the correlator electronics
  - The boards of interest for this discussion are the Station and Baseline boards.

# WIDAR Physical Description (cont.)



A 32-station correlator:

24 Correlator Racks

- 16 Baseline
- 8 Station

**X**

Boards per Rack

- 10
- 16


**=**

160 Baseline Boards  
128 Station Boards

# WIDAR Physical Description (cont.)



# WIDAR Physical Description (cont.)



Each board contains dozens of configurable devices

- Correlator Chips, FIR Filter FPGA's, Recirculator FPGA's, LTA FPGAs, etc.

Boards		Devices/board		Total Devices
160 Baseline	<b>X</b>	146	<b>=</b>	23360
128 Station		47		6016

**≈ 30,000 devices to be configured/monitored**



# WIDAR Physical Description (cont.)

Each Station and Baseline board contains a PC-104 computer

- Correlator Module Interface Board (CMIB)
- 166-MHz Intel Pentium processor
- Linux OS
- $\geq 128$  Mbytes RAM
- no disk or FLASH
- 100 Mbit Ethernet

Ethernet



PCI Bus

PC-104+ Mezzanine Card

WIDAR MCB Bus

WIDAR Correlator Board

# S/W Requirements

# WIDAR Board S/W Requirements

The WIDAR document site:

<http://www.drao-ofr.hia-ihp.nrc-cnrc.gc.ca/science/widar/private>

- **General CMIB and UI performance:**
  - RFS\* Document A25204N0001, “Software Requirements for Testing of the Board Prototypes”, Sonja Vrcic, Bruce Rowen.
  - TVP\*\* A25081N0001, Baseline Board Prototypes, B. Carlson
  - TVP A25040N0003, Station Board Test and Verification Plan, D. Fort
  - RFS A25220N0000 Prototype Board User Interface Description, K. Ryan
  - User Manual A25200N0011, Programmer’s Guide to the EVLA Correlator User Interface System, K. Ryan
- **Specific Requirements for S/W-H/W interaction:**
  - User Manual A25290N0000, Programmer’s Guide to Correlator System Timing, Synchronization, Data Products, and Operation
  - Various other RFS documents, one for each of the FPGA’s and Correlator Chips

\*Requirements and Functional Specification

\*\*Test and Verification Plan

# WIDAR Board S/W Requirements (cont.)


## Very generally:

- CMIB S/W
  - Provide board initialization
  - Load FPGA personalities
  - Perform constant real-time monitor/control of board hardware
  - Provide specific board ‘functionality’
  - Provide an interface to that functionality for external applications
- User Interface S/W
  - Provide various levels of access to hardware
    - Whole board configuration
    - Individual device (FPGA, Correlator Chip) configuration
    - Peeking/poking individual registers within a device

# Communication Middleware

# Middleware Description

- Every computer, even embedded, is connected via IP/Ethernet.
- COTS network hardware
  - switches, cabling.
- All communication protocols are the same ones used on the Internet.



# Middleware Description (cont.)

A natural middleware candidate for this type of infrastructure is one based on the Internet and, more specifically, the World Wide Web.

REST (Representational State Transfer) is an architectural style created to describe the World Wide Web

“REST provides a set of architectural constraints that, when applied as a whole, emphasizes scalability of component interactions, **generality of interfaces**, [and] independent deployment of components.”

R. Fielding, [Architectural Styles and the Design of Network-based Software Architectures](#), PhD. Dissertation, University of California, Irvine, 2000.

# Middleware Description (cont.)

REST is Client/Server based

In WIDAR:

- Servers are the remote computers and processes representing the system that is to be M&C'd.
  - CMIBs are the servers of correlator board/chip-level M&C.
  - Every WIDAR server (including CMIBs) will have a Web Site.
- Clients are the UI's and other M&C'ing applications
  - Client s/w can be hosted on any machine connected to the Internet.
  - UI's can be specially created GUIs or standard Web browsers.

The WIDAR Correlator will sport almost  
300 individual Web sites.



# Middleware Description (cont.)

“REST components perform actions on a resource by using a representation to capture the current or intended state of that resource and transferring that representation between components.”

In WIDAR, resources are:

- Hardware
  - a chip, a board, a register, the whole correlator
- Data
  - configuration files, correlator data files
  - streaming data

# Middleware Description (cont.)

REST uses two well-defined industry standards to communicate these resource representations between client and server:

- The URI - to specify the resource
  - (the URL is a subset of the URI)
- HTTP - to transport its representation

In a manner opposite of RPC architectures, REST is

- “resource-centric rather than method-centric”.
- "it defines a small global set of verbs (the HTTP Methods: GET, POST, PUT, etc) and applies them to a potentially infinite set of nouns (URIs).”

P.James, <http://www.peej.co.uk/articles/rest.html>

# Middleware Description (cont.)

WIDAR hardware representations are conveyed in XML

- It describes the *state* of the component
  - configuration parameters, error counts, statistical counts, register values

**M & C of WIDAR consists of communicating XML messages of current and intended states between its components.**


An XML message can be simple:

```
<lta id='x1y2'><state register='' /></lta>
```

# Middleware Description (cont.)

The XML can be placed inside a URL and sent via HTTP GET:

`http://cmib1/mah?<lta id='x1y2'><state register='' /></lta>`





- The URL above is what a GUI sends to a CMIB to retrieve the values of an LTA's register set.
- It can also be entered into a standard web browser (or clicked on as a link) to display the registers ...

# Middleware Description (cont.)



An HTML link to fetch the PCMC's register set:

```
<a href="mah?<sysmon><state register=''/></sysmon>">Fetch PCMC registers</a>
```



XML is also stored in configuration files.

GUIs can read and write the files and ...



- once loaded they provide a graphical representation of the XML in the context of the hardware
- the settings can be modified in the GUI (pressing buttons, etc.) and sent back to the file or to the hardware itself.

... GUIs can read and write XML back and forth to hardware



Recirculator FPGA

## Middleware Description (cont.)

### Configuration files reside on the servers

- This allows loading them by communicating only their name over the network rather than sending the whole file.

Board-level GUIs provide means to load configuration files into all of a board's devices in one operation.

# Middleware Description (cont.)

Each WIDAR component 'API' is defined by XML schemata

- At: <http://www.aoc.nrao.edu/asg/widar/schemata/>

The screenshot shows a web browser window displaying the XML Schema 'baseline.xsd' for the WIDAR component 'about'. The browser address bar shows the URL: <http://www.aoc.nrao.edu/asg/widar/schemata/cmib/baselineBoard/baseline.html>. The page content includes the following information:

Schema location: [baseline.xsd](#)  
attribute form default: **unqualified**  
element form default: **qualified**  
targetNamespace: <http://www.aoc.nrao.edu/timecodens>

Elements:  
[about](#)  
[correlator](#)  
[error](#)  
[ethernet](#)  
[Ita](#)  
[recirculator](#)  
[register](#)  
[user](#)

element **about**

diagram

**attributes**

- fpgaVersion**: version of FPGA program
- fpgaRevision**: revision of FPGA program
- driverVersion**: version of module driver
- status**: general module health and status
- functionType**: function type of FPGA

**about**: module and driver information

namespace: <http://www.aoc.nrao.edu/timecodens>

properties: content **complex**

used by: elements [correlator](#) [ethernet](#) [Ita](#) [recirculator](#)

Failed to open page (see Activity window for details)




# CMIB Software

Bruce Rowen / Kevin Ryan


# CMIB Software Description

CMIBs maintain constant real-time control of their attached board and provide an on-demand, non-real-time interface to external users.



# CMIB Software Description (cont.)

- Off the shelf Linux.
- At boot time, a file system is mounted (via NFS) from one of the CMIB server machines.
- Layers of application software:



# CMIB Software Description (cont.)

## Server-side external interface software

- Apache's Tomcat off-the-shelf web server

HTTP Web Server

Web Application 'Business Logic'

Module Access Handlers (MAH)

Hardware Device Drivers

Ethernet



PCI Bus

PC-104+ Mezzanine Card

WIDAR MCB Bus

WIDAR Correlator Board

# CMIB Software Description (cont.)

## Server-side external interface software

- Web-based interface to client applications
- Device Driver like interface to MAHs (similar to file or Unix pipe I/O)
- Java Servlets and JSPs
- Web site (static web pages)

HTTP Web Server

Web Application 'Business Logic'

Module Access Handlers (MAH)

Hardware Device Drivers

Ethernet



PCI Bus

PC-104+ Mezzanine Card

WIDAR MCB Bus

WIDAR Correlator Board

# CMIB Software Description (cont.)

MAHs run in Linux User space

- XML interface to next higher level
  - Translates XML to IOCTL calls
- Provides three levels of h/w access:
  - *Register* (I/O directly with an FPGA/Correlator Chip)
  - *Basic Function* (mnemonic access to FPGA functions)
  - *Abstract Function* (generic configuration and control, hides FPGA structure)

HTTP Web Server

Web Application 'Business Logic'

Module Access Handlers (MAH)

Hardware Device Drivers



PCI Bus

PC-104+ Mezzanine Card

WIDAR MCB Bus

WIDAR Correlator Board

# CMIB Software Description (cont.)

Real-time software that runs in Linux Kernel space

- 10 millisecond interrupts
- IOCTL interface to MAH layer
- Memory mapped I/O to h/w via PCI bus
- Provides low-level control/monitor
  - ‘software’ monitor points

HTTP Web Server

Web Application ‘Business Logic’

Module Access Handlers (MAH)

Hardware Device Drivers

Ethernet



PCI Bus

PC-104+ Mezzanine Card

WIDAR MCB Bus

WIDAR Correlator Board

# Board-Level GUIs

Sonja Vrcic / Kevin Ryan



# GUI Software Description

## GUI's:

- Operate on Windows, U/Linux and Mac OS-X,
- Operate over the Internet,
  - We are currently using them for initial debug and test of the recently arrived prototype Baseline Board in Penticton, BC, Canada.
- Are created using Java's Swing components,
- Are served to clients from AOC's Web Server,
- Are launched using Java Web Start.
  - A user simply points his browser to a CMIB's web site and clicks on the application's link.
  - This assures that the client is using the most up-to-date version.
  - If the client has the latest version, no downloading is necessary.

# GUI Software Description (cont.)

Software common to GUIs such as reusable sub-panels, XML parsing and HTTP communication, are packaged separately and their API documented on a web site with Javadoc.

The screenshot shows a web browser window titled "SingleRegisterPanel (WIDAR System Software)" with the URL "http://www.aoc.nrao.edu/asg/widar/javadocs/". The browser's address bar and search bar are visible. The page content is a Javadoc page for the class `SingleRegisterPanel`. The left sidebar contains a list of "All Classes" and "Packages" under the `edu.nrao.evla.widar.gui.widget` package. The main content area includes navigation links (Overview, Package, Class Tree, etc.), a class hierarchy diagram showing inheritance from `java.lang.Object` down to `SingleRegisterPanel`, a list of implemented interfaces, the class declaration, and a description of the class. At the bottom, there is a small diagram titled "Register Access" showing a table of register addresses and their access permissions.

```
public class SingleRegisterPanel
extends BlankPanel
implements java.awt.event.ActionListener
```

A Sub-Panel to allow reading and writing a single register. RegisterPanel is capable of communicating with the CMIB server to read and write its own fields. It may also be updated from its parent panel.


	Write + Read	
Register:	Write	Read
0x00		0x80

# GUI Software Description (cont.)

## Station Board and Baseline Board GUIs:

- Consist of an overall board block diagram,
  - Depicting its various sub-components (referred to as ‘devices’ or simply ‘chips’).
- and at least one chip-level GUI for each of the board’s sub-components.
  - That show the ‘inside’ of the device,
  - Are launched by clicking on the chip’s icon on the board block diagram GUI,
  - Provide at least one panel showing the device graphically and also a panel providing lower-level access to the device’s register set.





WIDAR Prototype Baseline Board Recirculator FPGA -- Y7

Screen FPGA Screen Not Locked

### HM Gbps Rx

Accum: 1234567 sec Clr

BB	CRC	Errors	Off	Toggle
BB-0	0	0	0	yes
BB-1	1	1	1	yes
BB-2	22	22	22	yes
BB-3	333	333	333	yes
BB-4	4444	4444	4444	yes
BB-5	55555	55555	55555	yes
BB-6	666666	666666	666666	yes
BB-7	7777777	7777777	no	yes

### DumpTrig

Trigger ID Errors: 123456 Clr

Sync Test Frames: 654321 Clr

Dump Counts:

BB-0	0	BB-4	4444
BB-1	1	BB-5	55555
BB-2	22	BB-6	666666
BB-3	333	BB-7	7777777

### TimeCode

UT Time: 2007.213.11.23.25.030

### PhaseMod

BB-0	0	BB-4	4444
BB-1	1	BB-5	55555
BB-2	22	BB-6	666666
BB-3	333	BB-7	7777777

### HM Gbps DPA Receivers:

Enable Restart

### Control Input Source:

0  1  2  3

### Stream / Line / Bit

DUMP\_SYNC 7 3

Test Vector: off normal

From Station Board Quad

BB	SID	BBID	SBID	4/7	BW
BB-0	110	0	10	4b	64K
BB-1	111	1	11	7b	128K
BB-2	112	2	12	4b	256K
BB-3	113	3	13	7b	512K
BB-4	114	4	14	4b	1M
BB-5	115	5	15	7b	2M
BB-6	116	6	16	4b	4M
BB-7	117	7	17	7b	8M

BB Source: 7L 7I 7M 7N 3L 2 1L 0

Data/Phase: D P D P D D D D

RC Stream: 0 1 2 3 4 5 6 7

To Correlator Chips: 0 R-BB-7L, 1 R-BB-7L, 2 R-BB-7M, 3 R-BB-7M, 4 BB-3L, 5 BB-2, 6 BB-1L, 7 BB-0

Note: Changes to Stream Configuration Circuit do not take affect until sent via 'Screen' menu.

### Register Access

Write + Read	
Register: 0x00	0x00

### Recirculation

Recirculation active?

Out Sample Rate: 256M

X/Y Station: X

7Factor?:

Blocksize: 256

StartBlock: 1

EndBlock: 255

TotalBlocks: 128


### ServerControl

146.88.2.43 View

Screen Refresh: 10 sec Once

Device Status: ok Set Lock Reg

GUI Regs



WIDAR Prototype Baseline Board Long Term Accumulator FPGA

Screen FPGA

Screen Not Locked

Formatted

```

reg# - reg name:  binary value (interpretation)

00 - MCSR:          00000000 (FD=0, ErCon=0, IPv=0, RAMsize=00, BS=0, BM=0, Tn=0)
01 - C3SCR:        00000000 (YSynerr=0, XSynerr=0, OV=0, OVR=00, CCC=0)
02 - MSR:          00000000 (Vers=0000, CLRF=0, sem_table_init=0, CMD_ERR=0, CMD_DETECT=0)
03 - CCPCR:        00000000 (CPR=0, CR=0, PGF=0, PU=0)
08 - C3FREJCR:     00000000 (CCC Frame Reject Count      = 0)
09 - C3CCPCR:      00000000 (CCC Corr Chip Frame Count    = 0)
0a - C3LTAPCR:     00000000 (CCC LTA RAM Frame Count     = 0)
0b - C3OFCR:       00000000 (CCC Output Frame Count      = 0)
0c - C3SPCR:       00000000 (CCC Speed Frame Count       = 0)
0d - C3SPDCR:      00000000 (CCC Speed Frame Dropped Count = 0)
10 - C3PCSR-00:    00000110 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=1, STP1, RE=0)
11 - C3PCSR-01:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
12 - C3PCSR-02:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
13 - C3PCSR-03:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
14 - C3PCSR-04:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
15 - C3PCSR-05:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
16 - C3PCSR-06:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
17 - C3PCSR-07:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
18 - C3PCSR-08:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
19 - C3PCSR-09:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
1a - C3PCSR-10:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
1b - C3PCSR-11:    10111011 (FSE=1, RBE=0, CE=1, SLE=1, LTAF=1, Niags=0, STP1, RE=1)
1c - C3PCSR-12:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
1d - C3PCSR-13:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
1e - C3PCSR-14:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
1f - C3PCSR-15:    00000000 (FSE=0, RBE=0, CE=0, SLE=0, LTAF=0, Niags=0, STP0, RE=0)
20 - SBYCR:        00000000 (Start BlockY = 0)
21 - NBCCR:        00000000 (NBlocks      = 0)
22 - TBCCR:        00000000 (TotBlocks    = 0)
23 - CHIDCR:       00000000 (ChipID - Y=0, X=0)
24 - BIDCR-0:      00000000 (Board ID0 = 00)
25 - BIDCR-1:      00000000 (Board ID1 = 00)
37-30 - DIPADR-   7 6 5 4 3 2 1 0
Destination IP    00 00 00 00 00 00 00 06

3b-38 - LTARADR-   3 2 1 0
LTA RAM Address   bb 00 00 00

3f-3c - LTARDATA-  3 2 1 0
LTA RAM Data      00 00 00 00

49-48 - LTARSTADR- 1 0
Sem Table Address 00 00
4a - LTARSTCR:    00000000 (LTA Sem table Control- Rbit=0, Wbit=0, CCC=00)
          
```

Raw (addr-value)

```

0x00-0x00  0x29-0x00
0x01-0x00  0x2a-0x00
0x02-0x00  0x2b-0x00
0x03-0x00  0x2c-0x00
0x04-0x00  0x2d-0x00
0x05-0x00  0x2e-0x00
0x06-0x00  0x2f-0x00
0x07-0x00  0x30-0x06
0x08-0x00  0x31-0x00
0x09-0x00  0x32-0x00
0x0a-0x00  0x33-0x00
0x0b-0x00  0x34-0x00
0x0c-0x00  0x35-0x00
0x0d-0x00  0x36-0x00
0x0e-0x00  0x37-0x00
0x0f-0x00  0x38-0x00
0x10-0x06  0x39-0x00
0x11-0x00  0x3a-0x00
0x12-0x00  0x3b-0xbb
0x13-0x00  0x3c-0x00
0x14-0x00  0x3d-0x00
0x15-0x00  0x3e-0x00
0x16-0x00  0x3f-0x00
0x17-0x00  0x40-0x00
0x18-0x00  0x41-0x00
0x19-0x00  0x42-0x00
0x1a-0x00  0x43-0x00
0x1b-0xbb  0x44-0x00
0x1c-0x00  0x45-0x00
0x1d-0x00  0x46-0x00
0x1e-0x00  0x47-0x00
0x1f-0x00  0x48-0x00
0x20-0x00  0x49-0x00
0x21-0x00  0x4a-0x00
0x22-0x00  0x4b-0x00
0x23-0x00  0x4c-0x00
0x24-0x00  0x4d-0x00
0x25-0x00  0x4e-0x00
0x26-0x00  0x4f-0x00
0x27-0x00  0x50-0x06
0x28-0x20  0x51-0x00
          
```

GUI Regs

Refresh -- OFF

sec:

Update Device

Send Changes

Only Modified Regs are Written



Applications Actions Fri 1 Dec, 17:03

Station Board Rack=1 Crate=0 Slot=0 Main GUI

Screen Board FPGAs Connections Screen Not Locked

CMB: 192.139.21.152 HW Dsgn/Rev/Ver: SW Version: Refresh -- OFF  
 State: unknown Board Serial #: Config. File: sec: 10  Once

Block Diagram CRC Setup FPGABitStreamFiles FPGAConfigFiles Board Data Path 0 Data Path 1 All DPs All Filters

**Last Refresh**

FPGAs: 2002-02-04 17:26:50.241

Connections:

**Legend**

Unknown	Unknown
StandBy	Disabled
Programmed	
Configured	
Running	OK
Error	CRC Errors
CRC Error	External

Taskbar: Netscape [Download Manag] Select User Profil Select User Profil [Station Board R] Station Board Ra

Applications Actions Fri 1 Dec, 17:04

Station Board Rack=1 Crate=0 Slot=0 Main GUI Screen Not Locked

CMIB : 192.139.21.152 HW Dsgn/Rev/Ver: SW Version : Refresh -- OFF  
 State : unknown Board Serial #: Config. File : sec: 10  Once

Block Diagram CRC Setup FPGABitStreamFiles FPGAConfigFiles Board Data Path 0 Data Path 1 All DPs All Filters

Last Refresh  
 FPGAs 2002-02-04 17:26:50.241  
 Connections

Legend

FPGA	Connection
Unknown	Unknown
StandBy	Disabled
Programmed	
Configured	
Running	OK
Error	CRC Errors
CRC Error	External

Corrélateur WIDAR Correlator

Netscape [Download Manag Select User Profil Select User Profil [Station Board R: Station Board Ra

Applications Actions Fri 1 Dec, 17:13

Station Board Rack=1 Crate=0 Slot=0 FILTER 0-1

### Screen FPGA

**Common**

State:  Last refresh:

S/W Version:  FPGA D/R/V:

Config. File:

Bit Str. File:

Log level:

Log to File:

**VCI**

Input band width (Hz):  Output band width (Hz):  Fbit:

Baseband offset (Hz):  Output band center (Hz):  Flip:

Input # bits:  Output # bits:  Mixer:

Input # bands:  Tone frequency (Hz):  MPEC:

Input band:  Delay module delay rate:  LSB:

Specify Models via GUI Tick Delay:

Delay:  Signal dominated input:

Delay rate:

**Format**

Select Data:  Power:  on  off

Valid:  on  off

Select Clip:  Clip Count:

RFI Detect Level:  RFI Detections:

RFI Invalid Stretch:

Sideband Flipper:  On

Quantizer Scaling:  Quantizer Power:

Quantizer # Bits:  Quantizer Clip Count:

Quantized State:  Auto  Quantizer Scale Count:

Tone Extraction (TEX):

TEX Trig File:

Specify TEX Model via GUI  Free running mode

TEX Phase:  TEX Valid:

TEX Phase Rate:  TEX Sums:

**Input Crossbar**

FIR32[00]	<input type="text" value="0"/>	FIR32[08]	<input type="text" value="0"/>
FIR32[01]	<input type="text" value="0"/>	FIR32[09]	<input type="text" value="0"/>
FIR32[02]	<input type="text" value="0"/>	FIR32[10]	<input type="text" value="0"/>
FIR32[03]	<input type="text" value="0"/>	FIR32[11]	<input type="text" value="0"/>
FIR32[04]	<input type="text" value="0"/>	FIR32[12]	<input type="text" value="0"/>
FIR32[05]	<input type="text" value="0"/>	FIR32[13]	<input type="text" value="0"/>
FIR32[06]	<input type="text" value="0"/>	FIR32[14]	<input type="text" value="0"/>
FIR32[07]	<input type="text" value="0"/>	FIR32[15]	<input type="text" value="0"/>

**Status**

Input Delay Calibration

Input Delay Adjust

System Clock Locked

Pattern Error

Refresh -- OFF

sec:

**CRC**

Test bench configuration

Line in Input:

Line in Output:

**InOut**

Input:  Enable Output:  0  1 Output # bits:

I/O Buffer Delay:  Daisy Delay:

Time Interval:  Cfg register:

**Delay**

Divider:   Specify Delay Model via GUI

Demux Factor:   Free running mode

Phase Factor:  Delay:

Delay Rate:

**Stage1**

Product File:

Output Divider:

Invalid Stretch:  Filter Delay:

Scale Factor:  Number of Taps:

**Mixer**

Mixer Trig File:

Use mixer  Specify Mixer Model via GUI Phase:

Use MPEC  Free running mode Phase Rate:

**Stage2**

Coefficient File:

Output Divider:  Calculation Divider:

Invalid Stretch:  Filter Delay:

Scale Factor:  Number of Taps:

**Stage3**

Coefficient File:

Output Divider:  Calculation Divider:

Invalid Stretch:  Filter Delay:

Scale Factor:  Number of Taps:

**Stage4**

Coefficient File:

Output Divider:  Calculation Divider:

Invalid Stretch:  Filter Delay:

Scale Factor:  Number of Taps:

**Register Access**

**Test Port** TP0 TP1 TP2 TP3

evluser [Netscape] [Download Manag] Station Board Ra Station Board Ra Station Board Ra

Station Board Rack=1 Crate=0 Slot=0 INPUT FPGA

### Screen FPGA

#### Common

State:  Last refresh:

S/W Version:  FPGA D/R/V:

Config. File:

Bit Str. File:

Log level:

Log to File:

#### Input / Output

Data Path 0 Source:  Format:

Data Path 1 Source:  Translation RAM Block:

Test Generator On/Off

Translator Table File:

#### VCI

Input # bits per sample:

Data Path 0 Source:

Data Path 1 Source:

Noise Diode On/Off

Width:

Phase:

Rate:

#### Input Ports

	Reclocking distance	Input Tick	Input Tick to sysTick Count	DCM lock	PPS det.	PP10S det.	PPS sync.
A:	0	100pps	2137943653	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
B:	0	100pps	2070376549	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
C:	0	100pps	1885696544	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
VSI-0:	0	100pps	1668180256	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>
VSI-1:	0	100pps	65565	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>

#### Register Access

Register:

#### Test Port

TP0	TP1	TP2	TP3
<input type="text" value="0"/>	<input type="text" value="0"/>	<input type="text" value="0"/>	<input type="text" value="0"/>

#### State Counts

Collect  Integration interval:

Data Path:   Block Id:

Band	State	Counter	Band	State	Counter
0	0	0	8	0	0
1	0	0	9	0	0
2	0	0	10	0	0
3	0	0	11	0	0
4	0	0	12	0	0
5	0	0	13	0	0
6	0	0	14	0	0
7	0	0	15	0	0

#### Noise Diode

On/Off

Free running mode

Width:

Phase:

Rate:

Calculated Phase:

#### DCM status

DCM system lock

Internal memory address:

Refresh -- OFF

sec:

Screen Board FPGAs Connections

Screen Not Locked

CMIB : 192.139.21.152 HW Dsgn/Rev/Ver: SW Version :  
 State : unknown Board Serial # : Config. File :

Refresh -- OFF  
 sec: 10  Once

- Block Diagram
- CRC Setup
- FPGABitStreamFiles
- FPGAConfigFiles
- Board
- Data Path 0
- Data Path 1
- All DPs
- All Filters

Source of input data: FORM stream0  Specify Model via GUI  
 Station ID: 1 Delay: 0.1  
 Baseband ID: 0 Delay rate: 0.01  
 Input # bits: 3 Gating Mode: Off  
 Input # bands: 1 Pulse width: 10  
 Input band width (Hz): 2048000000 Pulse period: 20  
 Baseband offset (Hz): 200000000 Frequency: 30  
 Tone extraction (Hz): 1000000 Dispersion: 40  
 Inv. duration: 50  
 RDR output file: /rdrOutFile   
 Action: EVLA: Set default EVLA configuration.

Filter	Output	BLB_IP_Address	Side	Input	Stream
0	0	146.88.2.100	X	1	0
1	1	146.88.2.101	X	1	0
2	2	146.88.2.102	X	1	0
3	3	146.88.2.103	X	1	0
4	4	146.88.2.104	X	1	0
5	5	146.88.2.105	X	1	0
6	6	146.88.2.106	X	1	0
7	7	146.88.2.107	X	1	0
8	8	146.88.2.108	X	1	0
9	9	146.88.2.109	X	1	0
10	10	146.88.2.110	X	1	0
11	11	146.88.2.111	X	1	0
12	12	146.88.2.112	X	1	0
13	13	146.88.2.113	X	1	0
14	14	146.88.2.114	X	1	0
15	15	146.88.2.115	X	1	0
16	16	unknown	X	0	0

Flt	Valid	ST	BB	SB	Band	BandWidth	CentFreq	Bits	DM	Delay	DlyRate	TickDelay	Fbit	Flip	Mix	MPEC	LSB	RDR	P1sGtPhase	TEX	StoN	Int
0	<input checked="" type="checkbox"/>	1	0	0	0	128000000	64000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
1	<input checked="" type="checkbox"/>	1	0	1	0	128000000	192000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
2	<input checked="" type="checkbox"/>	1	0	2	0	128000000	320000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
3	<input checked="" type="checkbox"/>	1	0	3	0	128000000	448000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
4	<input checked="" type="checkbox"/>	1	0	4	0	128000000	576000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
5	<input checked="" type="checkbox"/>	1	0	5	0	128000000	704000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
6	<input checked="" type="checkbox"/>	1	0	6	0	128000000	832000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
7	<input checked="" type="checkbox"/>	1	0	7	0	128000000	960000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
8	<input checked="" type="checkbox"/>	1	0	8	0	128000000	1088000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
9	<input checked="" type="checkbox"/>	1	0	9	0	128000000	1216000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
10	<input checked="" type="checkbox"/>	1	0	10	0	128000000	1344000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
11	<input checked="" type="checkbox"/>	1	0	11	0	128000000	1472000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
12	<input checked="" type="checkbox"/>	1	0	12	0	128000000	1600000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
13	<input checked="" type="checkbox"/>	1	0	13	0	128000000	1728000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
14	<input checked="" type="checkbox"/>	1	0	14	0	128000000	1856000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
15	<input checked="" type="checkbox"/>	1	0	15	0	128000000	1984000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
16	<input type="checkbox"/>	0	0	0	0	128000000	64000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100
17	<input type="checkbox"/>	0	0	0	0	128000000	64000000	4	<input type="checkbox"/>	0	0	0	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	0	0	0	100