



# **The Prototype Correlator** Sonja Vrcic







Canada

National Research Council Conseil national de recherches Canada

Socorro, 5. December, 2006



## Introduction

- Testing with the prototype correlator will be preformed in three phases:
  - 1. Hardware testing
  - 2. Software testing
  - 3. Scientific Tests
- The Phase I is well-defined. 34 tests are listed in the Brent's test plan.
- Software requirements for the Phase I are well defined (with possible exception of the Backend software).
- 10 science driven tests for Phase I to be defined.
- Phase 2 includes testing of :
  - MCCC & VCI software,
  - EVLA Monitor & Control Software (Executor and beyond)
  - Correlator Backend software, Data Capture, Data Analysis, etc.
- Phase 2 and 3 will overlap, as software is being developed.



## Outline

1. Configuration for the on-the-sky testing in Socorro - hardware verification.

The purpose of the on-the-sky testing with the prototype correlator is to establish, before the full production, that the hardware functions properly.

- 2. Prototype correlator configuration.
- 3. NRAO inputs required for on-the-sky testing.
- 4. Software to be provided by the correlator team for the on-the-sky testing.



#### **Configuration for On-the-Sky Testing (Phase I)**





### **Prototype Correlator**

 The prototype correlator hardware configuration is defined in the document: "EVLA Correlator Prototype On-the-Sky Test Plan" DRAO A2501N0005, Brent Carlson.

http://www.drao-ofr.hia-iha.nrc-cnrc.gc.ca/science/widar/private/System.html

- Prototype correlator consists of:
  - Four Station Boards
  - One Baseline Board
  - One Timecode Board
- Stand alone rack that includes cooling fans, Ethernet switch, cabling.
- Station Boards are directly connected to the Baseline Board (no Fanout Boards).



#### **Prototype Correlator**





#### **Configuration vs. Products**

- Four subband pairs (or 8 subbands, one polarization) are connected to one Baseline Board input.
- Two sets of four subbands (e.g. SB1-A and SB1-B) can be correlated if input is duplicated (e.g. if SB1-A is the same as SB1-A').
- The configuration provides for:
  - One product for all the bandwidth (2GHz), or
  - Two or four products for half of the bandwidth (1GHz).
- 2048 lags per baseline are available (more with recirculation).



### **NRAO Inputs**

• TIMECODE - external reference time tick (1PPS).

If software that supports automatic TIMECODE setting is not available for the OTS testing, TIMECODE may be set manually.

- Clock 128 MHz Clock, 500hm RF cable.
- Timecode and clock interfaces defined in: "TIMECODE And Clock External Interface Specification" A25022N0090, Zhang Heng.
- Fibers from antennas
- FORM Monitor & Control
- Delay Models



### Fiber Optic Receiver Module - FORM

- Fibers from antennas will be connected to FORMs (mezzanine cards) installed on the Station Boards.
- A basic Monitor and Control interface should be provided that enables user to:
  - reset the board,
  - set IP address,
  - obtain information regarding h/w and s/w version,
  - obtain information regarding board status and configuration.
- Ability to send FORM output, via coaxial cables, to (old) VLA correlator is necessary for comparison tests. H/w and s/w needed for these connections should be available for the OTS testing.

9

## **Delay Models**

- Model Server is a task, somewhere in the NRAO network, that generates polynomial delay models for antennas involved in the testing.
- Model Server will be a part of the Antenna Monitor & Control software.
- Baseline requirements for the delay models are specified in the Programmer's Guide A25290N0000.
- Order of the polynomial is a free parameter, specified in the model.
- During the testing, models are transmitted as XML documents.
- Format (XML Schema) is defined and posted on the DRAO web page.
- When the full system is installed, if the performance and/or amount of network traffic becomes a concern, the verbose format, used during the testing, can be replaced with more compact and easier to parse.



### **Correlator Software**

Correlator team will provide the following:

- Station Board CMIB software
- Baseline Board CMIB software
- Correlator Backend software
- A single point of access for Delay Models (MCCC/VCI)
- GUI based test tools that provide Monitor and Control functionality
- Real-Time Data Display
- Utility routines to generate Station Board filter coefficients, test vectors, analyze output data, etc.



### **CMIB Software**

- Station Board and Baseline Board CMIB software including drivers and Module Access Handlers for FPGAs and ASIC.
- Station Board real-time software including:
  - wide band delay tracking
  - phase model generation
  - real-time dump control generation for:
    - normal dumping,
    - recirculation and
    - phase binning.
- Station Board and Baseline Board software able to accept and activate low-level configuration specified for each device (FPGA or ASIC) individually.

### NRC · CNRC

### **Correlator Backend (CBE)**

- Correlator Backend software must be able:
  - to save data sets in the format used by the Real-Time Data Display and other tools.
  - to perform integration (data reduction) as specified in the configuration.
- Basic Monitor & Control functionality that enables user:
  - To specify integration factor and destination for the output data, and
  - To monitor CBE status.
- CBE should be able to accept configuration formatted as XML document so that the CBE configuration can be integrated into the Observation Builder and Test Executor.
- Multi-node functionality is not necessary for the OTS testing.
- The format for the CBE output is to be defined.
- The detailed list of requirements and priorities for the CBE is still to be defined.



### Master Correlator Control Computer (MCCC) Virtual Correlator Interface (VCI)

- At the time of on-the-sky testing (Phase I) correlator configuration and monitoring is performed using GUI based tools developed for the testing.
- A basic MCCC software is required to handle Delay Models.
- Connections between antennas and the Station Boards are managed by the EVLA Monitor and Control System (EMCS); the correlator expects to receive Delay Models with the *Station Board Identifier* (rack/crate/slot ID) specified for each baseband.
- EMCS is *not aware* of the Station Board IP addresses. Translation of the Board ID (rack/crate/slot) to IP address is performed by MCCC.
- During the testing, Delay Models are transmitted as human readable (i.e. rather verbose) XML messages.



### **GUI Based Tools**

- During the initial on-the-sky testing, higher layers of Station Board, Baseline Board and MCCC software will not be available.
- A set of GUI based tools will be used to monitor and control the prototype correlator.
- Optimization will be provided where possible, but, in general, user will have to create configuration for each FPGA / ASIC.
- User should be able to build, save, recall and execute configurations.
- User should be able to group configurations for a specific device (e.g. Station Board, Backend), and for a specific test (observation), and to recall a complete set when needed.



#### **Observation Builder**

- Observation Builder is a tool that allows user to specify a list of devices and subsystems that belong to the same observation.
- A configuration file can be specified for each device or subsystem.
- A limited set of "observation parameters" are common to all the subsystems that belong to the same observation (e.g. observation ID and activation time).
- Observation Builder allows user to open existing observation configuration file, modify the configuration and save it, either in the same or in a new file.
- Board-level and chip-level GUIs are provided for the Station Board and Baseline Board.
- Board-level GUIs allow user to specify configuration for each FPGA / ASIC and to specify a group of chip-level configurations as a "board configuration".

### NRC · CNRC

### **Observation Builder GUI**

WIDA	R Correlator - Test	t Configurati	on Builder							
Mai	n									
			Sys	stem Time : 💽	UT 🔿 Local	yyyy-mm-ddThh:mm:ss				
			Observa	ation Time : 💽	Use system til	me of the target systems	]			
Ob	servation ID: MyF	irstObservatio	n	0	Fixed	yyyy-mm-ddThh:mm				
	Duration:	15	Prefix for ou	tput file names:	prefix					
			Store out	itput files in dir:	OutputFilesD	irectory	Browse			
			Perform	Intelligent Diff	GoldenFiles	Directory	Browse			
				3.						
ſ	Туре	Board ID	Dest. IP Address		File Na	me				
	StationBoard	1-0-0	192.139.1.1	myFirstObs/St	b2BB16Sb-0.x	ml				
	StationBoard	1-0-1	192.139.1.9	myFirstObs/St	b2BB16Sb-1.x	ml				
	StationBoard	1-0-2	192.139.1.17	myFirstObs/St	b2BB16Sb-2.>	ml				
	StationBoard	1-0-3	192.139.1.25	myFirstObs/St	b2BB16Sb-3.x	rml				
	BaselineBoard	1-0-4	192.139.1.34	myFirstObs/Bl	b2BB16Sb1pr	od64lags.xml				
	AntennaTable	n/a	192.139.200.4	corrProto/Ante	ennaToStb-4Ar	nt.xml				
	Backend	n/a	192.139.200.4	myFirstObs/Cl	be4St2Bb16St	1prod.xml	_			
Sta	ationBoard		<b></b>				-			
Ph	sellneBoard asingRoard						-			
ST	BFORM						-			
Ba	ckend									
Ant	tennaTable									
			1 1			<u>•</u>				
L	Add row	Delete row			Browse					
			Comm	ent			_			
	This text is added to the output XML file as a comment.									



### **Test Executor**

- Test Executor is a GUI based tool that provides hierarchical view of the correlator to enable user to set configuration and determine the status in intuitive way.
- Test Executor enables user to select a list of the previously created observation configurations and execute them either immediately or at the specified time.
- Based on the logs/alarms and queries Test Executor monitors the state of the correlator subsystems.

### NRC · CNRC

#### **Test Executor GUI**

WIDAR Correlat	or - Test Executor								
Main									
	Sys	em Time:	2007-11-23T12:01:12	• UT	C Local	Dook			
Execute Sele	cted Tests Observa	ation Time:	2007-11-23T12:01:12	2007-11-23T12:01:12 Rack Ba					
	Activati	on Delay:	10						
Number of Executio	ons: 1		Remaining Time						
Stop Test E	xecution Curr	ent Test:	00:	12					
	All Selecte	ed Tests:	00:	58		Oper	n Test Bulder		
	Test Configuration	Execute	Config Timo	Duration	IntollDiff		Status		
Test4-2St2Bb	Toot4 2St2Rb yml			15		Running	Otatus		
Tost4	Test4-2St2BD.XIII		2007-11-23T12:00:59	5		Completed -	Failed		
Test4	Test4.xml.xml		2007-11-23T10:53:30	5		Completed -	· Failed		
Test4	Test4.xml		2007-11-23T10:54:00	5		Completed - Failed			
Test4-2St4Bb	Test4-2St4Bb.xml	1	2007-11-23T11:24:00	2007-11-23T11:24:00 <b>21</b>		Completed - Success			
Test2-2St2Bb	Test2-2St2Bb.xml	ব	2007-11-23T11:26:34	10		Completed - Outcome Inconclusive			
Test2-2St2Bb	Test2-2St2Bb_a.xml	N	2007-11-23T10:14:34 10 Com		Completed -	Completed - Outcome Inconclusive			
Idle	CorrelatorIdle.xml			0					
Test5	Test5.xml	2		5					
•			•						
	Browse	Toggle	Add row	Delete ro	w				
	_			4					
Log 💿 🛚	_og to file in directory	/widar/te	stLogFiles/	rowse					
2007-11-23T11:26:3	34 Test2-2St2Bb - Started re-c	onfiguration	1						
2007-11-23T10:26:5 2007-11-23T10:26:5	55 Test2-2St2Bb - Sending sto 55 Test2-2St2Bb - Outcome in	p command	ds (Intelligent Diff not requi	red)					
2007-11-23T12:00:5	59 Test4-2St2Bb - Started re-c	onfiguration	n not require 1 1-	100)					
								•	

Sonja Vrcic, 2006-12-05

### 

### **Rack GUI**

WIDAR Correla	tor - Ra	ck								
Main						 				
Rack 001						 _	Slot	Type	Status	IP
Crate 0					,		0-0	STR	OK	" 123 23 1 1
							0-1	STB	OK	123.23.1.9
	2	3	4	5	0		0-2	STB	OK	123.23.1.17
							0-3	STB	Initializing	123.23.1.25
			ŏ				0-4	BLB	OK	123.23.1.34
			7				0-5			
<u>ס</u> ד	σσ	σ	arc				0-6			
ar	ส ุ	ar	30				0-7			
		8	Ш				1-0			
			ĽĽ				1-1			
ti li		ti	le l				1-2			
ta ta	ta la	ta	as				1-3			
S O	က က	ပ	В				1-4			
							1-5			
Crate 1-							1-6			
				5	6		1-7			
		3	4	5	0		Opera 2007-1 2007-1	ator Log 1-23T15:15:3 1-03T13:45:2	4 Replaced STB 5 Initial installati	i1 A on V



### **Real-Time Data Display (RTDD)**

- RTDD is a platform independent graphical user interface that provides visualization of the correlator output products (Station Board output and CBE output).
- Self-contained software package.
- Development platform: Java, Java Swing and Java 2D Graph Package.
- Data can be displayed (plotted) in real-time or from the previously created files.
- User will be able to view graphs in "slow motion".
- Histogram display modes: overwrite vs. persistence mode.

## Status

- Basic CMIB software including operating system and communication software is ready for testing.
- Drivers and Module Access Handlers for the Baseline Board and Station Board are ready for testing.
- Testing of the Baseline Board software has started:
  - FPGAs have been successfully programmed.
  - Read/write access to registers has been tested.
- GUIs for the Station Board and Baseline Board FPGAs and ASIC are ready for testing.
- Higher-level GUIs (Test Executor, Test Builder etc.) have been defined.
- Basic CBE functionality have been implemented. Software is installed in DRAO lab.
- Routines that perform formatting of the raw binary output of the CBE into ASCII files have been developed.
- RTDD for the Station Board products is under development.
- A number of utility routines that generate Station Board filter coefficients, test vectors, direct access to FPFA registers, etc. have been developed and are already being used.



## The End



### Configuration for Software Testing (Phase II) and Scientific Testing (Phase III)



Sonja Vrcic, 2006-12-05

EVLA M&C Transition System Software - CDR





EVLA M&C Transition System Software - CDR

### **NRC - CNRC** Station Board Listener GUI

VIDAR Correlator - Station Board	Listener Configuration	
Main		
Observation ID: test10	System Time : O UT C Local yyyy-mm-c	ldThh:mm:ss ddThh:mm:ss
Board ID:     10     0       IP Address:     123.34.23.12	3 Prefix for output file names: prefix   • Output directory directory	Browse
Туре	Select output file name	Custom File Name
Input state counts Clip Counts StaRFI counts Output State Counts Wideband Correlator Products Tone Extraction Models Radar Data CRC Tick Interval Measurements Power Measurements Voltage&Temperature Errors	don't save   stbOutput   stbInpStCnts   custom name     don't save   stbOutput   stbClipCnts   custom name     don't save   stbOutput   stbCutStCnts   custom name     don't save   stbOutput   stbWbc   custom name     don't save   stbOutput   stbTex   custom name     don't save   stbOutput   stbModels   custom name     don't save   stbOutput   stbCrc   custom name     don't save   stbOutput   stbCrc   custom name     don't save   stbOutput   stbCrc   custom name     don't save   stbOutput   stbMonitor   custom name     don't save   stbOutput   stbMonito	
		Þ
		Browse



### **RTDD Control Panel Window Station Board Filter**

and this former the	where we Ke	urous Chies I Correspondences Co	Service same		
Dutput State Counts	Re-quantizer	RFI Blanker   Clip Cour	ter Tone Extra	101	
Station Board Select Rack Crate	Slot	Filter Chip Select Bank Chip	Pre-Requantize	r Scaling Factor	
0 0	0	0 0	Stage 1		
Chart Recorder Disp	lay Control		Stage 2	0	
Averaging Factor.	1 ×		Stage 3	0	
Integration Time:	10 ms		Stage 4	0	
Time Window:	3.00 s		Post-Requantiz	er	
	ALCOHOLD CHEMICAL CONTROL OF			Scaling Factor	
Restart			Post Requantize	r Q	

#### **RTDD Control Panel Window**

#### for the Correlations Coefficients Single Lag/Frequency Display

C EVLA Real-Time Data Display			000
Screen			
Input Chip   Filter Chip   WBC Chi	Output Chip CRC Errors	Diagnostics Correlation Coefficients	
Wideband Lag/Frequency Sing	e Lag/Frequency		
Baseline Select     Antenna 1   Antenna 2     0   x   0     Chart Recorder Display Control     Averaging Factor.   1     Integration Time:   10     Time Window:   300     Restart	X ms S Correlation Product Real O imag O vit Freq O Phase D Imag O vit Freq O Phase D Imag O vit Freq O Phase O Phase O O Phase O O O Phase O O O Phase O O O Phase O O O O Phase O O O O Phase O O O O O O O O O O O O O O O O O O O	Single Frequency Single Lag 1024	